Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM32F722IC Datasheet(PDF) 140 Page - STMicroelectronics

Part # STM32F722IC
Description  Arm Cortex-M7 32b MCUFPU, 462DMIPS, up to 512KB Flash
PDF  229 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F722IC Datasheet(HTML) 140 Page - STMicroelectronics

Back Button STM32F722IC Datasheet HTML 136Page - STMicroelectronics STM32F722IC Datasheet HTML 137Page - STMicroelectronics STM32F722IC Datasheet HTML 138Page - STMicroelectronics STM32F722IC Datasheet HTML 139Page - STMicroelectronics STM32F722IC Datasheet HTML 140Page - STMicroelectronics STM32F722IC Datasheet HTML 141Page - STMicroelectronics STM32F722IC Datasheet HTML 142Page - STMicroelectronics STM32F722IC Datasheet HTML 143Page - STMicroelectronics STM32F722IC Datasheet HTML 144Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 140 / 229 page
background image
Electrical characteristics
STM32F722xx STM32F723xx
140/229
DS11853 Rev 6
6.3.12
PLL spread spectrum clock generation (SSCG) characteristics
The spread spectrum clock generation (SSCG) feature allows to reduce electromagnetic
interferences (see Table 57: EMI characteristics). It is available only on the main PLL.
Equation 1
The frequency modulation period (MODEPER) is given by the equation below:
fPLL_IN and fMod must be expressed in Hz.
As an example:
If fPLL_IN = 1 MHz, and fMOD = 1 kHz, the modulation depth (MODEPER) is given by
equation 1:
Equation 2
Equation 2 allows to calculate the increment step (INCSTEP):
fVCO_OUT must be expressed in MHz.
With a modulation depth (md) =
±2 % (4 % peak to peak), and PLLN = 240 (in MHz):
IDD(PLLSAI)(4)
PLLSAI power consumption on
VDD
VCO freq = 100 MHz
VCO freq = 432 MHz
0.15
0.45
-
0.40
0.75
mA
IDDA(PLLSAI)(4)
PLLSAI power consumption on
VDDA
VCO freq = 100 MHz
VCO freq = 432 MHz
0.30
0.55
-
0.40
0.85
mA
1. Take care of using the appropriate division factor M to have the specified PLL input clock values.
2. Guaranteed by design.
3. Value given with main PLL running.
4. Guaranteed by characterization results.
Table 46. PLLISAI characteristics (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Table 47. SSCG parameters constraint
Symbol
Parameter
Min
Typ
Max(1)
Unit
fMod
Modulation frequency
-
-
10
KHz
md
Peak modulation depth
0.25
-
2
%
MODEPER * INCSTEP
-
-
-
215
− 1-
1. Guaranteed by design.
MODEPER
round fPLL_IN 4fMod
×
()
⁄
[]
=
MODEPER
round 10
6
410
3
×
()
⁄
[]
250
==
INCSTEP
round
2
15
1
–
() md PLLN
×
×
() 100 5
×
MODEPER
×
()
⁄
[]
=
INCSTEP
round
2
15
1
–
() 2 240
×
×
() 100 5
×
250
×
()
⁄
[]
126md(quantitazed)%
==



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com