Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM32L021D4 Datasheet(PDF) 89 Page - STMicroelectronics

Part # STM32L021D4
Description  Access line ultra-low-power 32-bit MCU Arm®-based Cortex®-M0, 16KB Flash, 2KB SRAM, 512B EEPROM, ADC, AES
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32L021D4 Datasheet(HTML) 89 Page - STMicroelectronics

Back Button STM32L021D4 Datasheet HTML 85Page - STMicroelectronics STM32L021D4 Datasheet HTML 86Page - STMicroelectronics STM32L021D4 Datasheet HTML 87Page - STMicroelectronics STM32L021D4 Datasheet HTML 88Page - STMicroelectronics STM32L021D4 Datasheet HTML 89Page - STMicroelectronics STM32L021D4 Datasheet HTML 90Page - STMicroelectronics STM32L021D4 Datasheet HTML 91Page - STMicroelectronics STM32L021D4 Datasheet HTML 92Page - STMicroelectronics STM32L021D4 Datasheet HTML 93Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 114 page
background image
DocID027982 Rev 5
89/114
STM32L021x4
Electrical characteristics
93
SPI characteristics
Unless otherwise specified, the parameters given in the following tables are derived from
tests performed under ambient temperature, fPCLKx frequency and VDD supply voltage
conditions summarized in Table 17.
Refer to Section 6.3.12: I/O current injection characteristics for more details on the
input/output alternate function characteristics (NSS, SCK, MOSI, MISO).
Table 63. SPI characteristics in voltage Range 1 (1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master mode
--
16
MHz
Slave mode receiver
16
Slave mode Transmitter
1.71<VDD<3.6V
--
12(2)
Slave mode Transmitter
2.7<VDD<3.6V
--
16(2)
Duty(SCK)
Duty cycle of SPI clock
frequency
Slave mode
30
50
70
%
tsu(NSS)
NSS setup time
Slave mode, SPI presc = 2
4Tpclk
-
-
ns
th(NSS)
NSS hold time
Slave mode, SPI presc = 2
2Tpclk
-
-
tw(SCKH)
tw(SCKL)
SCK high and low time
Master mode
Tpclk-2
Tpclk
Tpclk+2
tsu(MI)
Data input setup time
Master mode
3
-
-
tsu(SI)
Slave mode
3
-
-
th(MI)
Data input hold time
Master mode
3.5
-
-
th(SI)
Slave mode
0
-
-
ta(SO
Data output access time
Slave mode
15
-
36
tdis(SO)
Data output disable time
Slave mode
10
-
30
tv(SO)
Data output valid time
Slave mode 1.71<VDD<3.6V
-
14
35
Slave mode 2.7<VDD<3.6V
-
14
20
tv(MO)
Master mode
-
4
6
th(SO)
Data output hold time
Slave mode
10
-
-
th(MO)
Master mode
3
-
-
1. Guaranteed by characterization results, not tested in production.
2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit
into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates
with a master having tsu(MI) = 0 while Duty(SCK) = 50%.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com