Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ADIS1644X/FLEX Datasheet(PDF) 17 Page - Analog Devices

Part # ADIS1644X/FLEX
Description  Compact, Precision Six Degrees of Freedom Inertial Sensor
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADIS1644X/FLEX Datasheet(HTML) 17 Page - Analog Devices

Back Button ADIS1644X/FLEX Datasheet HTML 13Page - Analog Devices ADIS1644X/FLEX Datasheet HTML 14Page - Analog Devices ADIS1644X/FLEX Datasheet HTML 15Page - Analog Devices ADIS1644X/FLEX Datasheet HTML 16Page - Analog Devices ADIS1644X/FLEX Datasheet HTML 17Page - Analog Devices ADIS1644X/FLEX Datasheet HTML 18Page - Analog Devices ADIS1644X/FLEX Datasheet HTML 19Page - Analog Devices ADIS1644X/FLEX Datasheet HTML 20Page - Analog Devices ADIS1644X/FLEX Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 23 page
background image
Data Sheet
ADIS16446
Rev. 0 | Page 17 of 23
DIGITAL PROCESSING CONFIGURATION
GYROSCOPES AND ACCELEROMETERS
Figure 19 details the all signal processing components for the
gyroscopes and accelerometers. The internal sampling system
produces new data in the xGYRO_OUT and xACCL_OUT
output data registers at a rate of 819.2 SPS. The SMPL_PRD
register in Table 28 provides two functional controls that affect
sampling and register update rates. SMPL_PRD, Bits[12:8]
provide a control for reducing the update rate, using an averaging
filter with a decimated output. These bits provide a binomial
control that divides the data rate by a factor of 2 every time this
number increases by 1. For example, set SMPL_PRD, Bits[15:8] =
0x04 (DIN = 0xB704) to set the decimation factor to 16, which
reduces the update rate to 51.2 SPS and the bandwidth to
~25 Hz. The SMPL_PRD, Bits[12:8], setting affects the update
rate for the TEMP_OUT register (see Table 17) as well.
Table 28. SMPL_PRD (Base Address = 0x36), Read/Write
Bits
Description (Default = 0x0001)
[15:13]
Not used
[12:8]
D, decimation rate setting, binomial, see Figure 19
[7:1]
Not used
0
Clock
1 = internal sampling clock, 819.2 SPS
0 = external sampling clock
INPUT CLOCK CONFIGURATION
SMPL_PRD, Bit 0 (see Table 28) provides a control for
synchronizing the internal sampling to an external clock source.
Set SMPL_PRD, Bit 0 = 0 (DIN = 0xB600) and GPIO_CTRL,
Bit 3 = 0 (DIN = 0xB200) to enable the external clock. See Table 2
and Figure 4 for timing information.
Digital Filtering
The SENS_AVG register in Table 29 provides user controls for
the low-pass filter. This filter contains two cascaded averaging
filters that provide a Bartlett window, FIR filter response (see
Figure 18). For example, set SENS_AVG, Bits[2:0] = 100 (DIN =
0xB804) to set each stage to 16 taps. When used with the
default sample rate of 819.2 SPS and zero decimation
(SMPL_PRD, Bits[15:8] = 0x00), this value reduces the sensor
bandwidth to approximately 16 Hz.
0
–20
–40
–60
–80
–100
–120
–140
0.001
0.01
0.1
1
FREQUENCY (
f/fS)
N = 2
N = 4
N = 16
N = 64
Figure 18. Bartlett Window, FIR Filter Frequency Response
(Phase Delay = N Samples)
Dynamic Range
The SENS_AVG, Bits[10:8] provide three dynamic range
settings for the gyroscopes. The lower dynamic range settings
(±250°/sec and ±500°/sec) limit the minimum filter tap sizes to
maintain resolution. For example, set SENS_AVG, Bits[10:8] =
010 (DIN = 0xB902) for a measurement range of ±500°/sec.
Because this setting can influence the filter settings, program
SENS_AVG, Bits[10:8] before programming SENS_AVG, Bits[2:0]
if more filtering is required.
Table 29. SENS_AVG (Base Address = 0x38), Read/Write
Bits
Description (Default = 0x0402)
[15:11]
Not used
[10:8]
Measurement range (sensitivity) selection
100 = ±1000°/sec (default condition)
010 = ±500°/sec, filter taps ≥ 4 (Bits[2:0] ≥ 0x02)
001 = ±250°/sec, filter taps ≥ 16 (Bits[2:0] ≥ 0x04)
[7:3]
Not used
[2:0]
Filter Size Variable B
Number of taps in each stage; NB = 2B
See Figure 18 for filter response
MEMS
SENSOR
LOW-PASS
FILTER
330Hz
CLOCK
819.2SPS
ADC
BARTLETT WINDOW
FIR FILTER
AVERAGE/
DECIMATION
FILTER
EXTERNAL CLOCK ENABLED
BY SMPL_PRD, BIT 0
GYROSCOPES
LOW-PASS, TWO-POLE (404Hz, 757Hz)
ACCELEROMETERS
LOW-PASS, SINGLE-POLE (330Hz)
B = SENS_AVG, BITS[2:0]
NB = 2B
NB = NUMBER OF TAPS
(PER STAGE)
D = SMPL_PRD, BITS[12:8]
ND = 2D
ND = NUMBER OF TAPS
÷ND
x(n)
n = 1
1
NB
NB
x(n)
n = 1
1
NB
NB
x(n)
n = 1
1
ND
ND
Figure 19. Sampling and Frequency Response Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com