| Electronic Components Datasheet Search |
|
ATWILC3000A Datasheet(PDF) 39 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
ATWILC3000A Datasheet(HTML) 39 Page - Microchip Technology |
|
39 / 56 page ![]() The following table provides the SDIO Client timing parameters for the ATWILC3000A. Table 9-10. SDIO Client Timing Parameters Parameter Symbol Min. Max. Units Clock Input Frequency(1) fPP — 50 MHz Clock Low Pulse Width tWL 6 — ns Clock High Pulse Width tWH 7 — Clock Rise Time tLH 0 5 Clock Fall Time tHL 0 5 Input Setup Time tISU 6 — Input Hold Time tIH 8 — Output Delay(2) tODLY 3 11 Notes: 1. Maximum clock frequency specified is limited by the SDIO Client interface internal design; actual maximum clock frequency can be lower and depends on the specific PCB layout. 2. Timing based on 15 pF output loading. ATWILC3000A Electrical Characteristics © 2015-2021 Microchip Technology Inc. Datasheet DS70005427B-page 39 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |