MPC866PZP100A datasheet(48/96 Pages) NXP

48 / 96 page

MPC866/MPC859 Hardware Specifications, Rev. 2

Freescale Semiconductor

CPM Electrical Characteristics

Figure 40. Boundary Scan (JTAG) Timing Diagram

12 CPM Electrical Characteristics

This section provides the AC and DC electrical specifications for the communications processor module (CPM) of

the MPC866/859.

12.1 PIP/PIO AC Electrical Specifications

Table 16 shows the PIP/PIO AC timings as shown in Figure 41 through Figure 45.

Table 16. PIP/PIO Timing

Num

Characteristic

All Frequencies

Unit

Min

Max

Data-in setup time to STBI low

—

Data-In hold time to STBI high

2.5 – t3 1

t3 = Specification 23

—clk

STBI pulse width

1.5

—

clk

STBO pulse width

1 clk – 5ns

—

Data-out setup time to STBO low

—

clk

Data-out hold time from STBO high

—

clk

STBI low to STBO low (Rx interlock)

—

clk

STBI low to STBO high (Tx interlock)

—

clk

Data-in setup time to clock high

—

Data-in hold time from clock high

7.5

—

Clock low to data-out valid (CPU writes data, control, or direction)

—

TCK

Output

Signals

Output

Signals

Output

Signals

J92

J94

J93

J95

J96

MPC866PZP100A Datasheet(PDF) 48 Page - NXP Semiconductors

MPC866PZP100A Datasheet(HTML) 48 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Datasheet Download

Link URL