SH7041A datasheet(734/923 Pages) RENESAS

734 / 923 page

696

Table 22.4

Flash Memory Erase Blocks

Block (size)

Addresses

EB0 (32kB)

H'000000–H'007FFF

EB1 (32kB)

H'008000–H'00FFFF

EB2 (32kB)

H'010000–H'017FFF

EB3 (32kB)

H'018000–H'01FFFF

EB4 (32kB)

H'020000–H'027FFF

EB5 (32kB)

H'028000–H'02FFFF

EB6 (32kB)

H'030000–H'037FFF

EB7 (28kB)

H'038000–H'03EFFF

EB8 (1kB)

H'03F000–H'03F3FF

EB9 (1kB)

H'03F400–H'03F7FF

EB10 (1kB)

H'03F800–H'03FBFF

EB11 (1kB)

H'03FC00–H'03FFFF

22.5.5

RAM Emulation Register (RAMER)

RAMER specifies the area of flash memory to be overlapped with part of RAM when emulating

real-time flash memory programming. RAMER is initialized to H'0000 by a power-on reset. It is

not initialized in software standby mode. RAMER settings should be made in user mode or user

program mode. (For details, see the description of the BSC.)

Flash memory area divisions are shown in table 22.5. To ensure correct operation of the emulation

function, the ROM for which RAM emulation is performed should not be accessed immediately

after this register has been modified. Normal execution of an access immediately after register

modification is not guaranteed.

Bit:

——

———

—

Initial value:

R/W:

Bit:

—

RAMS

RAM1

RAM0

Initial value:

R/W:

R/W

• Bits 15–3—Reserved bits: These bits are always read as 0.

SH7041A Datasheet(PDF) 734 Page - Renesas Technology Corp

SH7041A Datasheet(HTML) 734 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL