SH7041A datasheet(304/923 Pages) RENESAS

304 / 923 page

266

11.4.2

Example of DMA Transfer between External RAM and External Device with

DACK

In this example, an external request, serial address mode transfer with external memory as the

transfer source and an external device with DACK as the transfer destination is executed using

DMAC channel 1.

Table 11.8 indicates the transfer conditions and the setting values of each of the registers.

Table 11.8

Transfer Conditions and Register Set Values for Transfer between External

RAM and External Device with DACK

Transfer Conditions

Value

Transfer source: external RAM

SAR1

H'00400000

Transfer destination: external device with DACK

DAR1

(access by DACK)

Transfer count: 32 times

DMATCR1

H'00000020

Transfer source address: decremented

CHCR1

H'00002269

Transfer destination address: (setting ineffective)

Transfer request source: external pin (

DREQ1) edge

detection

Bus mode: burst

Transfer unit: word

No interrupt request generation at end of transfer

Channel priority ranking: 2

> 0 > 1 > 3

DMAOR

H'0201

11.4.3

Example of DMA Transfer between A/D Converter and On-Chip Memory

(Address Reload On) (Excluding A Mask)

In this example, the on-chip A/D converter channel 0 is the transfer source and on-chip memory is

the transfer destination, and the address reload function is on.

Table 11.9 indicates the transfer conditions and the setting values of each of the registers.

SH7041A Datasheet(PDF) 304 Page - Renesas Technology Corp

SH7041A Datasheet(HTML) 304 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL