AD4116BCPZ datasheet(58/59 Pages) AD

58 / 59 page

AD4116

Data Sheet

Rev. 0 | Page 58 of 59

Bits

Bit Name

Settings

Description

Reset

Access

01100

390.6 SPS (400.64 SPS for sinc3).

01101

200.3 SPS (200.32 SPS for sinc3).

01110

100.0 SPS.

01111

59.75 SPS (59.98 SPS for sinc3).

10000

49.84 SPS (50 SPS for sinc3).

10001

20.00 SPS.

10010

16.65 SPS (16.67 SPS for sinc3).

10011

10.00 SPS.

10100

5.00 SPS.

10101

2.50 SPS.

10110

1.25 SPS.

OFFSET REGISTER 0 TO OFFSET REGISTER 7

Address: 0x30 to 0x37, Reset: 0x800000, Name: OFFSET0 to OFFSET7

The offset (zero-scale) registers are 16-bit registers that can be used to compensate for any offset error in the ADC or in the system. The

layout for OFFSET0 to OFFSET7 is identical.

Table 36. Bit Descriptions for OFFSET0 to OFFSET7

Bits

Bit Name

Settings

Description

Reset

Access

[23:0]

OFFSETx

Offset calibration coefficient for Setup 0.

0x800000

R/W

GAIN REGISTER 0 TO GAIN REGISTER 7

Address: 0x38 to 0x3F, Reset: 0x5XXXX0, Name: GAIN0 to GAIN7

The gain (full-scale) registers are 16-bit registers that can be used to compensate for any gain error in the ADC or in the system. The

layout for GAIN0 to GAIN7 is identical.

Table 37. Bit Descriptions for GAIN0 to GAIN7

Bits

Bit Name

Settings

Description

Reset1

Access

[23:0]

GAINx

Gain calibration coefficient for Setup 0.

0x5XXXX0

R/W

X means don’t care.

AD4116BCPZ Datasheet(PDF) 58 Page - Analog Devices

AD4116BCPZ Datasheet(HTML) 58 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

Datasheet Download

Link URL