STM8S903K3 datasheet(24/124 Pages) STMICROELECTRONICS

24 / 124 page

Pinouts and pin descriptions

STM8S903K3 STM8S903F3

24/124

DocID15590 Rev 12

19 16

PD2/AIN3/

[TIM5_CH3]

I/O

Port

Analog input 3

[AFR2] Timer

52 - channel 3

[AFR1]

20 17

PD3/ AIN4/

TIM5_CH2/

ADC_ETR

I/O

Port

Analog input

4 Timer 52 -

channel

2/ADC

external

trigger

PD4/ TIM5_CH1/

BEEP

[UART1_CK]

I/O

Port

Timer 5 -

channel

1/BEEP

output

UART clock

[AFR2]

PD5/ AIN5/

UART1_TX

I/O

Port

Analog input

5/ UART1

data transmit

PD6/ AIN6/

UART1_RX

I/O

Port

Analog input

6/ UART1

data receive

1. I/O pins used simultaneously for high current source/sink must be uniformly spaced around the package. In addition, the

total driven current must respect the absolute maximum ratings (see Section 10.2: Absolute maximum ratings).

2. When the MCU is in Halt/Active-halt mode, PA1 is automatically configured in input weak pull-up and cannot be used for

waking up the device. In this mode, the output state of PA1 is not driven. It is recommended to use PA1 only in input mode

if Halt/Active-halt is used in the application.

In the open-drain output column, ‘T’ defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to VDD are

not implemented)

4. The PD1 pin is in input pull-up during the reset phase and after internal reset release.

Table 5. TSSOP20/SO20/UFQFPN20 pin descriptions (continued)

Input

Output

STM8S903K3 Datasheet(PDF) 24 Page - STMicroelectronics

STM8S903K3 Datasheet(HTML) 24 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL