Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM32WB50CG Datasheet(PDF) 20 Page - STMicroelectronics

Part # STM32WB50CG
Description  Multiprotocol wireless 32-bit MCU Arm®-based Cortex®-M4 with FPU, Bluetooth® 5.2 or 802.15.4 radio solution
PDF  119 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32WB50CG Datasheet(HTML) 20 Page - STMicroelectronics

Back Button STM32WB50CG Datasheet HTML 16Page - STMicroelectronics STM32WB50CG Datasheet HTML 17Page - STMicroelectronics STM32WB50CG Datasheet HTML 18Page - STMicroelectronics STM32WB50CG Datasheet HTML 19Page - STMicroelectronics STM32WB50CG Datasheet HTML 20Page - STMicroelectronics STM32WB50CG Datasheet HTML 21Page - STMicroelectronics STM32WB50CG Datasheet HTML 22Page - STMicroelectronics STM32WB50CG Datasheet HTML 23Page - STMicroelectronics STM32WB50CG Datasheet HTML 24Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 119 page
background image
Functional overview
STM32WB50CG STM32WB30CE
20/119
DS13047 Rev 5
In addition, according to Bluetooth specification 5.2, the BLE block provides:
Multiple roles simultaneous support
Master/slave and multiple roles simultaneously
LE data packet length extension (making it possible to reach 800 kbps at application
level)
LE privacy 1.2
LE secure connections
Flexible Internet connectivity options
The device allows the applications to meet the tight peak current requirements imposed by
the use of standard coin cell batteries.
Ultra-low-power sleep modes and very short transition time between operating modes result
in very low average current consumption during real operating conditions, resulting in longer
battery life.
The BLE block integrates a full bandpass balun, thus reducing the need for external
components.
The link between the Cortex®-M4 application processor (CPU1) running the application, and
the BLE stack running on the dedicated Cortex®-M0+ (CPU2) is performed through a
normalized API, using a dedicated IPCC.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com