PPC5605BAMLL4R datasheet(4/114 Pages) NXP

4 / 114 page

MPC5607B Microcontroller Data Sheet, Rev. 10

Block diagram

NXP Semiconductors

Block diagram

Figure 1 shows a top-level block diagram of the MPC5607B.

32 KHz oscillator

Yes

GPIO10

121

149

121

149

Debug

JTAG

N2+

Package

100

LQFP

144

LQFP

176

LQFP

144

LQFP

176

LQFP

176

LQFP

208 MAP

BGA11

1 Feature set dependent on selected peripheral multiplexing; table shows example

2 Based on 125 °C ambient operating temperature

3 Not shared with 12-bit ADC, but possibly shared with other alternate functions

4 Not shared with 10-bit ADC, but possibly shared with other alternate functions

5 See the eMIOS section of the chip reference manual for information on the channel configuration and functions.

6 Each channel supports a range of modes including Modulus counters, PWM generation, Input Capture, Output

Compare.

7 Each channel supports a range of modes including PWM generation with dead time, Input Capture, Output

Compare.

8 Each channel supports a range of modes including PWM generation, Input Capture, Output Compare, Period and

Pulse width measurement.

9 Each channel supports a range of modes including PWM generation, Input Capture, and Output Compare.

10 Maximum I/O count based on multiplexing with peripherals

11 208 MAPBGA available only as development package for Nexus2+

Table 1. MPC5607B family comparison1 (continued)

Feature

MPC5605B

MPC5606B

MPC5607B

PPC5605BAMLL4R Datasheet(PDF) 4 Page - NXP Semiconductors

PPC5605BAMLL4R Datasheet(HTML) 4 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL