TC3567CFSG datasheet(8/49 Pages) TOSHIBA

8 / 49 page

TC3567CFSG-002

2018-04-06

Pin name

Pin No.

Attribute

Condition

Functional description

VDD category

Direction

Type

Default

(during reset)

RF interface

RFIO

VDDCORE

IN/OUT

Analog

—

RF I/O pins.

This product incorporates the 50 Ω matching circuit,

so that external matching circuit is unnecessary.

The RF output pattern should wire with the 50 Ω

transmission line.

For details, refer to the hardware application note of

this product.

General purpose I/O port

GPIO0

GPIO15

VDDIO

IN/OUT

Pull-up

Pull-down

Schmitt trigger

Refer to Table 2-2

General purpose I/O pin.

During reset, the input will be disable state with

disconnecting the Pull-up/Pull-down resistor.

After the pin configuration by software processing, it

works as a GPIO pin of the input and output or

function pin.

Please refer to Table 2-2.

GPIO1

GPIO2

GPIO5

GPIO6

GPIO7

GPIO8

GPIO11

GPIO12

GPIO25

VDDIO

IN/OUT

Pull-up

Pull-down

Schmitt trigger

Refer to Table 2-2

General purpose I/O pin.

During reset, the input will be disable state with

connecting the Pull-up resistor.

After the pin configuration by software processing, it

works as a GPIO pin of the input and output or

function pin.

Please refer to Table 2-2.

In addition, GPIO1 pin is used in the case of

switching operation modes.

GPIO3

GPIO4

GPIO9

GPIO10

GPIO14

VDDIO

IN/OUT

Pull-up

Pull-down

Schmitt trigger

Refer to Table 2-2

ADC input and general purpose I/O pin.

During reset, the input will be disable state with

disconnecting the Pull-up/Pull-down resistor.

After the pin configuration by software processing, it

works as a GPIO pin of the input and output or

function pin or general purposeADC channel pin.

Please refer to Table 2-2.

GPIO13

VDDIO

IN/OUT

Pull-up

Pull-down

Schmitt trigger

Refer to Table 2-2

General purpose IO pin.

During reset, the input will be disable state with

connecting the Pull-up resistor.

After the pin configuration by software processing, it

works as a GPIO pin of the input and output or

function pin.

Please refer to Table 2-2.

TC3567CFSG Datasheet(PDF) 8 Page - Toshiba Semiconductor

TC3567CFSG Datasheet(HTML) 8 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Datasheet Download

Link URL