Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MPC8540 Datasheet(PDF) 293 Page - Freescale Semiconductor, Inc

Part # MPC8540
Description  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 Datasheet(HTML) 293 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 289Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 290Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 291Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 292Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 293Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 294Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 295Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 296Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 297Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 293 / 1302 page
background image
Debug Registers
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
6-43
6.13.1.2 Debug Control Register 1 (DBCR1)
40
IAC1
Instruction address compare 1 debug event enable
0 IAC1 debug events cannot occur
1 IAC1 debug events can occur
41
IAC2
Instruction address compare 2 debug event enable
0 IAC2 debug events cannot occur
1 IAC2 debug events can occur
42–43
—
Reserved, should be cleared.
44–45
DAC1
Data address compare 1 debug event enable
00 DAC1 debug events cannot occur
01 DAC1 debug events can occur only if a store-type data storage access
10 DAC1 debug events can occur only if a load-type data storage access
11 DAC1 debug events can occur on any data storage access
46–47
DAC2
Data address compare 2 debug event enable
00 DAC2 debug events cannot occur
01 DAC2 debug events can occur only if a store-type data storage access
10 DAC2 debug events can occur only if a load-type data storage access
11 DAC2 debug events can occur on any data storage access
48
RET
Return debug event enable
0 RET debug events cannot occur
1 RET debug events can occur
Note: An rfci does not cause an RET debug event if MSR[DE] = 0 at the time that rfci executes.
49–62
—
Reserved, should be cleared.
63
FT
Freeze timers on debug event
0 Enable clocking of timers
1 Disable clocking of timers if any DBSR bit is set (except MRR)
32
33
34
35
36
37
38
39
40
41
42
63
Field IAC1US IAC1ER IAC2US IAC2ER IAC12M
—
Reset
All zeros
R/W
R/W
SPR
SPR 309
Figure 6-49. Debug Control Register 1 (DBCR1)
Table 6-32. DBCR0 Field Descriptions (continued)
Bits
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com