Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

FT903L-R Datasheet(PDF) 24 Page - Bridgetek Pte Ltd.

Part # FT903L-R
Description  Embedded Microcontroller
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  BRIDGETEK [Bridgetek Pte Ltd.]
Direct Link  https://brtchip.com/
Logo BRIDGETEK - Bridgetek Pte Ltd.

FT903L-R Datasheet(HTML) 24 Page - Bridgetek Pte Ltd.

Back Button FT903L-R Datasheet HTML 20Page - Bridgetek Pte Ltd. FT903L-R Datasheet HTML 21Page - Bridgetek Pte Ltd. FT903L-R Datasheet HTML 22Page - Bridgetek Pte Ltd. FT903L-R Datasheet HTML 23Page - Bridgetek Pte Ltd. FT903L-R Datasheet HTML 24Page - Bridgetek Pte Ltd. FT903L-R Datasheet HTML 25Page - Bridgetek Pte Ltd. FT903L-R Datasheet HTML 26Page - Bridgetek Pte Ltd. FT903L-R Datasheet HTML 27Page - Bridgetek Pte Ltd. FT903L-R Datasheet HTML 28Page - Bridgetek Pte Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 67 page
background image
Copyright © Bridgetek Pte Ltd
24
FT900
/1/2/3 Revision C Embedded Microcontroller Datasheet
Version 1.0
Document No. BRT_000172 Clearance No.: BRT#087
4.5
Interrupt
The FT900/1/2/3 interrupt controller handles 32 interrupt inputs. When an interrupt occurred, the
Interrupt Service Route (ISR) will process this event via the CPU. The ISR vector range is from 0 to 31,
which corresponds to interrupt 0 to 31. See Table 4-1 information.
Each interrupt shall be assigned the interrupt vector number and priority before use. By default, the
highest priority interrupt is interrupt 0, and the lowest is interrupt 31. However, the interrupt priority can
be rearranged by register settings and also allows multiple interrupts at the same priority.
To prevent the loss and delay of high priority interrupts, the FT900/1/2/3 series uses nested interrupts if
enabled. Nested interrupts allow interrupt requests of a high priority to pre-empt interrupt requests of a
lower priority. FT900/1/2/3 series supports up to 16-levels deep of nested interrupts.
The interrupt controller has a global interrupt mask bit to temporarily block all interrupts. If this bit is set
to “1”, then with the exception of an interrupt assigned priority as “0”, which is a non-maskable interrupt
(NMI) input, all interrupts are masked.
See Table 4-1 for FT900/1/2/3 series default interrupt priority.
Peripherals of Interrupt
Interrupt Vector Index
Default Priority
Power Management
0
0 (NMI)
USB2.0 Host Controller
1
1
USB2.0 Peripheral Controller
2
2
Ethernet Controller
3
3
SD Host Controller
4
4
CAN Bus 0
5
5
CAN Bus 1
6
6
Camera
7
7
SPI Master
8
8
SPI Slave 0
9
9
SPI Slave 1
10
10
I2C 0
11
11
I2C 1
12
12
UART 0
13
13
UART 1
14
14
I2S Bus
15
15
PWM
16
16
Timers
17
17
GPIO
18
18
RTC
19
19



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com