ATMEGA6450SLASHV datasheet(33/347 Pages) ATMEL

33 / 347 page

ATmega325/3250/645/6450

2570A–AVR–09/04

Power Management

and Sleep Modes

Sleep modes enable the application to shut down unused modules in the MCU, thereby

saving power. The AVR provides various sleep modes allowing the user to tailor the

power consumption to the application’s requirements.

To enter any of the five sleep modes, the SE bit in SMCR must be written to logic one

and a SLEEP instruction must be executed. The SM2, SM1, and SM0 bits in the SMCR

save, or Standby) will be activated by the SLEEP instruction. See Table 14 for a sum-

mary. If an enabled interrupt occurs while the MCU is in a sleep mode, the MCU wakes

up. The MCU is then halted for four cycles in addition to the start-up time, executes the

interrupt routine, and resumes execution from the instruction following SLEEP. The con-

tents of the Register File and SRAM are unaltered when the device wakes up from

sleep. If a reset occurs during sleep mode, the MCU wakes up and executes from the

Reset Vector.

Fi gure 12 on page 25 presents the different clock systems in t h e

ATmega325/3250/645/6450, and their distribution. The figure is helpful in selecting an

appropriate sleep mode.

Sleep Mode Control Register –

SMCR

The Sleep Mode Control Register contains control bits for power management.

• Bits 3, 2, 1 – SM2..0: Sleep Mode Select Bits 2, 1, and 0

These bits select between the five available sleep modes as shown in Table 14.

Note:

1. Standby mode is only recommended for use with external crystals or resonators.

• Bit 1 – SE: Sleep Enable

The SE bit must be written to logic one to make the MCU enter the sleep mode when the

SLEEP instruction is executed. To avoid the MCU entering the sleep mode unless it is

the programmer’s purpose, it is recommended to write the Sleep Enable (SE) bit to one

just before the execution of the SLEEP instruction and to clear it immediately after wak-

ing up.

Bit

7654

321

–

SM2

SM1

SM0

SMCR

Read/Write

R/W

Initial Value

0000

000

Table 14. Sleep Mode Select

SM2

SM1

SM0

Sleep Mode

000

Idle

ADC Noise Reduction

010

Power-down

011

Power-save

100

Reserved

101

Reserved

110

Standby(1)

111

Reserved

ATMEGA6450/V Datasheet(PDF) 33 Page - ATMEL Corporation

ATMEGA6450/V Datasheet(HTML) 33 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL