MF0AES2001DUD datasheet(13/72 Pages) NXP

13 / 72 page

NXP Semiconductors

MF0AES(H)20

MIFARE Ultralight AES contactless limited-use IC

SELECT

cascade level 2

AES_AUTH

[UIDRetrKey]

AES_AUTH

[DataProtKey]

SELECT

cascade level 1

WUPA

REQA

WUPA

READY 1

READY 2

ACTIVE

AUTHENTICATED

IDLE

HALT

POR

ANTICOLLISION

READ

from page 0

READ

from page 0

HLTA

memory

operations

identification

and

selection

procedure

aaa-043539

*READ (16 Byte)

FAST_READ

WRITE,

INC_CNT

READ_CNT

GET_VERSION

READ_SIG

WRITE_SIG

LOCK_SIG

VCSL

ANTICOLLISION

TRACEABLE

AES_AUTH

[DataProtKey]

AES_AUTH

[UIDRetrKey]

Remark: In all states, the command interpreter returns to the idle state on receipt of an unexpected command. If the IC

was previously in the HALT state, it returns in that state.

Remark: The VCSL command is only allowed in the ACTIVE state.

Remark: In ACTIVE state, all operations are allowed which are not requiring authentication.

Remark: In TRACEABLE state, once standard 7 byte UID is activated, there is not difference to ACTIVE state except that

VCSL command is not supported in TRACEABLE state. Once RID is activated, then on top of all operations allowed in

ACTIVE state in TRACEABLE state also all privacy sensitive operations reading UID bytes and originality signature are

allowed.

Remark: In AUTHENTICATED state, all operations are allowed like in ACTIVE or TRACEABLE state except VCSL

command. On top in AUTHENTICATED state, the access to protected memory element is allowed and access to counter

#2 is allowed if configured as authentication protected.

Figure 4. State diagram

8.4.1 IDLE and HALT

After Power-On-Reset (POR), MIFARE Ultralight AES switches to IDLE state. It only exits this state when a

REQA or a WUPA command is received from the contactless reader. Any other data received while in this state

is interpreted as an error and MIFARE Ultralight AES remains in the IDLE state. After a correctly executed HLTA

MF0AES_H_20

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3.2 — 28 March 2023

13 / 72

MF0AES2001DUD Datasheet(PDF) 13 Page - NXP Semiconductors

MF0AES2001DUD Datasheet(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

Datasheet Download

Link URL