PC2119RUSLASH2 datasheet(25/60 Pages) PHILIPS

25 / 60 page

28. August 2000

Philips Semiconductors

Product speciﬁcation

LCD controllers/drivers

PCF2119x-2

8.4

Display control (and partial power-down mode)

8.4.1

The display is on when D = 1 and off when D = 0. Display

data in the DDRAM is not affected and can be displayed

immediately by setting D to a logic 1.

When the display is off (D = 0) the chip is in partial

power-down mode:

• The LCD outputs are connected to V

• The LCD generator and bias generator are turned off.

Three oscillator cycles are required after sending the

‘display off’ instruction to ensure all outputs are at VSS,

afterwards OSC can be stopped. If the oscillator is running

during partial power-down mode (‘display off’) the chip can

still execute instructions. Even lower current consumption

is obtained by inhibiting the oscillator (OSC = VSS).

To ensure IDD <1 µA, the parallel bus pads DB7 to DB0

should be connected to VDD; RS and R/W to VDD or left

open-circuit and PD to VDD. Recovery from power-down

mode: PD back to logic 0, if necessary OSC back to VDD

and send a ‘display control’ instruction with D = 1.

8.4.2

The cursor is displayed when C = 1 and inhibited when

C = 0. Even if the cursor disappears, the display functions

I/D, etc. remain in operation during display data write.

The cursor is displayed using 5 dots in the 8th line

(see Fig.5).

8.4.3

The character indicated by the cursor blinks when B = 1.

The cursor character blink is displayed by switching

between display characters and all dots on with a period of

approximately 1 second, with

The cursor underline and the cursor character blink can be

set to display simultaneously.

blink

OSC

52 224

-----------------

8.5

Cursor or display shift

‘Cursor/display shift’ moves the cursor position or the

display to the right or left without writing or reading display

data. This function is used to correct a character or move

the cursor through the display. In 2-line displays, the

cursor moves to the next line when it passes the last

position (40) of the line. When the displayed data is shifted

repeatedly all lines shift at the same time; displayed

characters do not shift into the next line.

The Address Counter (AC) content does not change if the

only action performed is shift display, but increments or

decrements with the ‘cursor shift’.

8.6

Function set

8.6.1

DL (PARALLEL MODE ONLY)

Sets interface data width. Data is sent or received in bytes

(DB7 to DB0) when DL = 1 or in two nibbles (DB7 to DB4)

when DL = 0. When 4-bit width is selected, data is

transmitted in two cycles using the parallel bus. In a 4-bit

application DB3 to DB0 should be left open-circuit (internal

pull-ups). Hence in the first ‘function set’ instruction after

power-on M, SL and H are set to logic 1. A second

‘function set’ must then be sent (2 nibbles) to set M,

SL and H to their required values.

‘Function set’ from the I2C-bus interface sets the DL bit to

logic 1.

8.6.2

Selects either 1-line by 32 display (M = 0) or 2-line by

16 display (M = 1).

8.6.3

Selects MUX 1 : 9, 1-line by 16 display (independent of

M and L). Only rows 1 to 8 and 17 are to be used. All other

rows must be left open-circuit. The DDRAM map is the

same as in the 2-line by 16 display mode, however, the

second line is not displayable.

PC2119RU/2 Datasheet(PDF) 25 Page - NXP Semiconductors

PC2119RU/2 Datasheet(HTML) 25 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL