Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TW3811 Datasheet(PDF) 13 Page - Renesas Technology Corp

Part # TW3811
Description  Security Link Over Coax (SLOC) Receiver
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

TW3811 Datasheet(HTML) 13 Page - Renesas Technology Corp

Back Button TW3811 Datasheet HTML 9Page - Renesas Technology Corp TW3811 Datasheet HTML 10Page - Renesas Technology Corp TW3811 Datasheet HTML 11Page - Renesas Technology Corp TW3811 Datasheet HTML 12Page - Renesas Technology Corp TW3811 Datasheet HTML 13Page - Renesas Technology Corp TW3811 Datasheet HTML 14Page - Renesas Technology Corp TW3811 Datasheet HTML 15Page - Renesas Technology Corp TW3811 Datasheet HTML 16Page - Renesas Technology Corp TW3811 Datasheet HTML 17Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 20 page
background image
TW3811
FN8284 Rev.1.00
Page 13 of 20
Nov 29, 2012
MII Mode B (PHY Emulation) Input Timing
MII Mode B (PHY Emulation) Output Timing
RMII Interface
Ethernet data is transferred via the MII or RMII interface. The
TW3811 is designed to work with any PHY with an RMII
interface, and has been tested with the IP101A (IC+) PHY in RMII
mode. The 50MHz RMII clock may be supplied by the external
PHY or by the TEST_IO pin (when RMII Clock Source = 1).
RMII Mode A (MAC Emulation) Input Timing
RMII Mode A (MAC Emulation) Output Timing
TABLE 4. MII MODE B (PHY EMULATION) INPUT TIMING
PARAMETER
DESCRIPTION
MIN
TYP
MAX UNIT
T4.1
TX_CLKB Period
1/fXTA
L
ns
DCTX_CLKB
TX_CLKB Duty Cycle
45
55
%
T4.2
Data Setup Time
10
ns
T4.3
Data Hold Time
10
ns
TABLE 5. MII MODE B (PHY EMULATION) OUTPUT TIMING
PARAMETER
DESCRIPTION
MIN
TYP
MAX UNIT
T5.1
RX_CLKB Period
1/fXTA
L
ns
DCRX_CLKB
RX_CLKB Duty Cycle
45
55
%
T5.2
Output Data Valid Delay
5
ns
TX_CLKB
(output)
TX_D[3:0]B,
TX_ENB,
TX_ERB,
(inputs)
T4.1
T4.2
T4.3
RX_CLKB
(output)
RX_D[3:0]B,
RX_DVB,
RX_ERB
(outputs)
T5.1
T5.2
TABLE 6. RMII MODE A (MAC EMULATION) INPUT TIMING
PARAMETER
DESCRIPTION
MIN
TYP
MAX UNIT
T6.1
TX_CLKA Period
20
ns
DCTX_CLKA
TX_CLKA Duty Cycle
20
80
%
T6.2
Data Setup Time
4
ns
T6.3
Data Hold Time
2
ns
TABLE 7. RMII MODE A (MAC EMULATION) OUTPUT TIMING
PARAMETER
DESCRIPTION
MIN
TYP
MAX UNIT
T7.1
TX_CLKA Period
20
ns
DCTX_CLKA
TX_CLKA Duty Cycle
20
80
%
T7.2
Output Data Valid Delay
14
ns
FIGURE 2. OPTIONAL USE OF TEST_IO AS RMII CLOCK SOURCE
MDC
MDIO
External
RMII
PHY
2
2
TW3811 in
RMII Mode
RX_DVA
RX_ERA
TX_ENA
TX_ERA
TX_CLKA
TX_D0A, TX_D1A
RX_CLKA
NC
RX_D0A, RX_D1A
TEST_IO
(Only connect
if TW3811 is
supplying
50MHz clock)
TX_CLKA
(input,
reference)
RX_D[1:0]A,
RX_DVA,
RX_ERA,
(inputs)
6.1
T6.2
T6.3
TX_CLKA
(input,
reference)
TX_D[1:0]A,
TX_ENA,
TX_ERA
(outputs)
T7.1
T7.2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com