Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

UPD3753 Datasheet(PDF) 6 Page - Renesas Technology Corp

Part # UPD3753
Description  MOS INTEGRATED CIRCUIT
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD3753 Datasheet(HTML) 6 Page - Renesas Technology Corp

Back Button UPD3753 Datasheet HTML 2Page - Renesas Technology Corp UPD3753 Datasheet HTML 3Page - Renesas Technology Corp UPD3753 Datasheet HTML 4Page - Renesas Technology Corp UPD3753 Datasheet HTML 5Page - Renesas Technology Corp UPD3753 Datasheet HTML 6Page - Renesas Technology Corp UPD3753 Datasheet HTML 7Page - Renesas Technology Corp UPD3753 Datasheet HTML 8Page - Renesas Technology Corp UPD3753 Datasheet HTML 9Page - Renesas Technology Corp UPD3753 Datasheet HTML 10Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 22 page
background image
Data Sheet S16546EJ2V0DS
4
µ PD3753
ABSOLUTE MAXIMUM RATINGS (TA =
+25°C)
Parameter
Symbol
Ratings
Unit
Output drain voltage
VOD
−0.3 to +8
V
Shift register clock voltage
Vφ 1, Vφ 2
−0.3 to +8
V
Transfer gate clock voltage
Vφ TG
−0.3 to +8
V
Operating ambient temperature
Note
TA
−25 to +60
°C
Storage temperature
Tstg
−40 to +70
°C
Note
Use at the condition without dew condensation.
Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any
parameter. That is, the absolute maximum ratings are rated values at which the product is on the
verge of suffering physical damage, and therefore the product must be used under conditions that
ensure that the absolute maximum ratings are not exceeded.
RECOMMENDED OPERATING CONDITIONS (TA =
+25°C)
Parameter
Symbol
Min.
Typ.
Max.
Unit
Output drain voltage
VOD
4.7
5.0
5.3
V
Shift register clock high level
Vφ 1_H, Vφ 2_H
4.5
5.0
VOD
+0.2
V
Shift register clock low level
Vφ 1_L, Vφ 2_L
−0.3
0
+0.5
V
Transfer gate clock high level
Vφ TGH
4.5
Vφ 1_H
Note
Vφ 1_H
Note
V
Transfer gate clock low level
Vφ TGL
−0.3
0
+0.5
V
Data rate
fφ R
0.2
1
2
MHz
Note
When Transfer gate clock high level (Vφ TGH) is higher than Shift register clock high level (Vφ 1_H), Image lag
can increase.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com