Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

VCTA25201B-R33MS6 Datasheet(PDF) 23 Page - Richtek Technology Corporation

Part # VCTA25201B-R33MS6
Description  2.1MHz, 20A Multi-Phase Step-Down Converter with I2C Interface
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RICHTEK [Richtek Technology Corporation]
Direct Link  http://www.richtek.com
Logo RICHTEK - Richtek Technology Corporation

VCTA25201B-R33MS6 Datasheet(HTML) 23 Page - Richtek Technology Corporation

Back Button VCTA25201B-R33MS6 Datasheet HTML 19Page - Richtek Technology Corporation VCTA25201B-R33MS6 Datasheet HTML 20Page - Richtek Technology Corporation VCTA25201B-R33MS6 Datasheet HTML 21Page - Richtek Technology Corporation VCTA25201B-R33MS6 Datasheet HTML 22Page - Richtek Technology Corporation VCTA25201B-R33MS6 Datasheet HTML 23Page - Richtek Technology Corporation VCTA25201B-R33MS6 Datasheet HTML 24Page - Richtek Technology Corporation VCTA25201B-R33MS6 Datasheet HTML 25Page - Richtek Technology Corporation VCTA25201B-R33MS6 Datasheet HTML 26Page - Richtek Technology Corporation VCTA25201B-R33MS6 Datasheet HTML 27Page - Richtek Technology Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 50 page
background image
RTQ2134-QA
Copyright © 2022 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
DSQ2134-QA-02
May
2022
www.richtek.com
23
CIN4
CIN1
PVIN4
LX4
PVIN1
LX1
I
2C
CVIO
CIN2
CIN3
L2
L3
COUT2_0
COUT3_0
COUT3_1
31
PAD
4
3
5
2
1
6
7
11
19
20
18
21
22
17
16
12
10
9
8
15
14
13
27
26
28
29
30
23
24
25
PVIN2
LX2
PGND
PVIN3
LX3
COUT2_1
L4
L1
COUT4_1
COUT1_1
COUT4_0
CAVIN
COUT1_0
PGND
Connect to PGND in
second layer with
single node.
Keep feedback sense
trace away from noise
trace to reduce coupling.
AVIN_FILT capacitor
must be placed as close
to IC as possible
Add vias on exposed pad
for thermal dissipation and
current carrying capacity
Input capacitors must be
placed as close to IC
VIN-GND as possible
Connect to PGND in
second layer with
single node.
VOUT1
VOUT2
Figure 10
. Layout Guideline for 2 + 2 Application



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com