| Electronic Components Datasheet Search |
|
ES9820 Datasheet(PDF) 92 Page - ESS Technology,Inc |
|
|
|||||||||||||||||||||||||||||
ES9820 Datasheet(HTML) 92 Page - ESS Technology,Inc |
|
92 / 117 page ![]() CONFIDENTIAL ADVANCE INFORMATION 0.3 ES9820 Product Datasheet ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM 92 Synchronous Slave Interface Registers Register 192: SOFT RESET Bits [7] [6:0] Default 1'b0 7'd0 Bits Mnemonic Description [7] AO_SOFT_RESET Performs soft reset to digital core except for the PLL REGISTERS. [6:0] RESERVED NA Register 193: CLK SELECT Bits [7:3] [2:1] [0] Default 5'd0 2'd0 1'b0 Bits Mnemonic Description [7:3] RESERVED NA [2:1] SEL_SYSCLK_IN Selects digital core and ADC clock source when EN_ANA_CLKIN is set. • 2'd0: XTAL (default) • 2'd1: MCLK • 2'd2: ACLK • 2'd3: PLL [0] EN_ANA_CLKIN Enables clock outputs to the digital core and ADC. • 1'b0: Disabled (default) • 1'b1: Enabled Register 194: ADC CLOCK DIVIDE Bits [7:2] [1:0] Default 6'd0 2'd0 Bits Mnemonic Description [7:2] RESERVED NA [1:0] SEL_CLK_DIV Sets ADC clock rate: 2'd0: full-rate (Divide by 1) 2'd1: 1/2 rate (Divide by 2) 2'd2: 1/4 rate (Divide by 4) 2'd3: 1/8 rate (Divide by 8) Register 203-195: RESERVED |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |