5CEBA2F13C6SC datasheet(23/37 Pages) INTEL

23 / 37 page

PLL Features

The PLLs in the Cyclone V devices support the following features:

•

Frequency synthesis

•

On-chip clock deskew

•

Jitter attenuation

•

Programmable output clock duty cycles

•

PLL cascading

•

Reference clock switchover

•

Programmable bandwidth

•

User-mode reconfiguration of PLLs

•

Low power mode for each fractional PLL

•

Dynamic phase shift

•

Direct, source synchronous, zero delay buffer, external feedback, and LVDS

compensation modes

Fractional PLL

In addition to integer PLLs, the Cyclone V devices use a fractional PLL architecture.

The devices have up to eight PLLs, each with nine output counters. You can use the

output counters to reduce PLL usage in two ways:

•

Reduce the number of oscillators that are required on your board by using

fractional PLLs

•

Reduce the number of clock pins that are used in the device by synthesizing

multiple clock frequencies from a single reference clock source

If you use the fractional PLL mode, you can use the PLLs for precision fractional-N

frequency synthesis—removing the need for off-chip reference clock sources in your

design.

The transceiver fractional PLLs that are not used by the transceiver I/Os can be used

as general purpose fractional PLLs by the FPGA fabric.

FPGA General Purpose I/O

Cyclone V devices offer highly configurable GPIOs. The following list describes the

features of the GPIOs:

•

Programmable bus hold and weak pull-up

•

LVDS output buffer with programmable differential output voltage (VOD ) and

programmable pre-emphasis

•

On-chip parallel termination (RT OCT) for all I/O banks with OCT calibration to

limit the termination impedance variation

•

On-chip dynamic termination that has the ability to swap between series and

parallel termination, depending on whether there is read or write on a common

bus for signal integrity

•

Easy timing closure support using the hard read FIFO in the input register path,

and delay-locked loop (DLL) delay chain with fine and coarse architecture

Cyclone V Device Overview

683694 | 2018.05.07

Send Feedback

Cyclone V Device Overview

5CEBA2F13C6SC Datasheet(PDF) 23 Page - Intel Corporation

5CEBA2F13C6SC Datasheet(HTML) 23 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

Datasheet Download

Link URL