Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AT83SND2CMP3B Datasheet(PDF) 151 Page - ATMEL Corporation

Part # AT83SND2CMP3B
Description  Single-Chip Flash Microcontroller with MP3 Decoder with Full Audio Interface
PDF  241 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT83SND2CMP3B Datasheet(HTML) 151 Page - ATMEL Corporation

Back Button AT83SND2CMP3B Datasheet HTML 147Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 148Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 149Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 150Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 151Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 152Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 153Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 154Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 155Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 151 / 241 page
background image
151
4341F–MP3–03/06
AT8xC51SND2C/MP3B
Table 18-9.
MMCON1 Register
MMCON1 (S:E5h) – MMC Control Register 1
Reset Value = 0000 0000b
Table 18-10.
MMCON2 Register
MMCON2 (S:E6h) – MMC Control Register 2
Reset Value = 0000 0000b
76
543
210
BLEN3
BLEN2
BLEN1
BLEN0
DATDIR
DATEN
RESPEN
CMDEN
Bit Number
Bit
Mnemonic
Description
7 - 4
BLEN3:0
Block Length Bits
Refer to Table 18-7 for bits description. Do not program value > 1011b
3DATDIR
Data Direction Bit
Set to select data transfer from host to card (write mode).
Clear to select data transfer from card to host (read mode).
2DATEN
Data Transmission Enable Bit
Set and clear to enable data transmission immediately or after response has been
received.
1
RESPEN
Response Enable Bit
Set and clear to enable the reception of a response following a command transmission.
0CMDEN
Command Transmission Enable Bit
Set and clear to enable transmission of the command FIFO to the card.
76
543
210
MMCEN
DCR
CCR
-
-
DATD1
DATD0
FLOWC
Bit Number
Bit
Mnemonic
Description
7MMCEN
MMC Clock Enable Bit
Set to enable the MCLK clocks and activate the MMC controller.
Clear to disable the MMC clocks and freeze the MMC controller.
6
DCR
Data Controller Reset Bit
Set and clear to reset the data line controller in case of transfer abort.
5
CCR
Command Controller Reset Bit
Set and clear to reset the command line controller in case of transfer abort.
4-3
-
Reserved
The value read from these bits is always 0. Do not set these bits.
2-1
DATD1:0
Data Transmission Delay Bits
Used to delay the data transmission after a response from 3 MMC clock periods (all bits
cleared) to 9 MMC clock periods (all bits set) by step of 2 MMC clock periods.
0FLOWC
MMC Flow Control Bit
Set to enable the flow control during data transfers.
Clear to disable the flow control during data transfers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com