| Electronic Components Datasheet Search |
|
ATAM894 Datasheet(PDF) 76 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
ATAM894 Datasheet(HTML) 76 Page - ATMEL Corporation |
|
76 / 97 page ![]() 76 4679D–4BMCU–05/05 ATAM894 Figure 6-55. FSK Modulation Combination Mode 7: Pulse-width Modulation (PWM) SSI mode 1: 8-bit shift register internal data output (SO) to the Timer 3 Timer 3 mode 9: Pulse-width modulation with the shift register data (SO) The two compare registers are used to generate two varied time intervals. The SSI data output selects which compare register is used for the output pulse generation. In this mode, both com- pare and compare mode registers must be programmed to generate the two pulse width. It is also useful to enable the single-action mode for extreme duty cycles. Timer 2 is used as baud- rate generator and for the triggered restart of Timer 3. The SSI must be supplied with the toggle signal of Timer 2. The counter is driven by an internal or external clock source. Figure 6-56. Pulse-width Modulation 0 1 2 3 4 0 12 34 01 2 3 Counter 3 CM31 CM32 SO 40 1 2 01 2 0 1 2 0 1 2 0 1 2 01 20 1 20 1 2 3 T3R 40 T3O 1 01 0 0 0 00 00 00 0 0 0 0 0 Counter 3 CM31 CM32 T3O 0 0 0 0 0 1 2 345 67 8 9101112131415 0 12 3 4 5 TOG2 67 8 1 9 1112 10 14 13 0 2 3 14 15 0 0 0 1 SIR SO SCO T3R |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |