Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

M49000000G Datasheet(PDF) 55 Page - Advanced Micro Devices

Part # M49000000G
Description  32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 32 Mbit (2M x 16-Bit) Pseudo Static RAM
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

M49000000G Datasheet(HTML) 55 Page - Advanced Micro Devices

Back Button M49000000G Datasheet HTML 51Page - Advanced Micro Devices M49000000G Datasheet HTML 52Page - Advanced Micro Devices M49000000G Datasheet HTML 53Page - Advanced Micro Devices M49000000G Datasheet HTML 54Page - Advanced Micro Devices M49000000G Datasheet HTML 55Page - Advanced Micro Devices M49000000G Datasheet HTML 56Page - Advanced Micro Devices M49000000G Datasheet HTML 57Page - Advanced Micro Devices M49000000G Datasheet HTML 58Page - Advanced Micro Devices M49000000G Datasheet HTML 59Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 64 page
background image
54
Am49DL320BG
June 25, 2002
P R E L I M I NARY
pSRAM AC CHARACTERISTICS
Read Cycle
Notes:
1. t
OD, tODo, tBD, and tODW are defined as the time at which
the outputs achieve the open circuit condition and are
not referenced to output voltage levels.
2. If CE#, LB#, or UB# goes low at the same time or before
WE# goes high, the outputs will remain at high impedance.
3. If CE#, LB#, or UB# goes low at the same time or after WE#
goes low, the outputs will remain at high impedance.
Figure 28.
Psuedo SRAM Read Cycle
Parameter
Symbol
Description
Speed
Unit
70
85
t
RC
Read Cycle Time
Min
70
85
ns
t
ACC
Address Access Time
Max
70
85
ns
t
CO
Chip Enable Access Time
Max
70
85
ns
t
OE
Output Enable Access Time
Max
25
ns
t
BA
Data Byte Control Access Time
Max
25
ns
t
COE
Chip Enable Low to Output Active
Min
10
ns
t
OEE
Output Enable Low to Output Active
Min
0
ns
t
BE
Data Byte Control Low to Output Active
Min
0
ns
t
OD
Chip Enable High to Output High-Z
Max
20
ns
t
ODO
Output Enable High to Output High-Z
Max
20
ns
t
BD
Data Byte Control High to Output High-Z
Max
20
ns
t
OH
Output Data Hold from Address Change
Min
10
ns
t
PM
Page Mode Time
Min
70
ns
t
PC
Page Mode Cycle Time
Min
30
ns
t
AA
Page Mode Address Access Time
Max
30
ns
t
AOH
Page Output Data Hold Time
Min
10
ns
tRC
tACC
Addresses
A0 to A20
CE#1
CE2
OE#
WE#
LB#, UB#
DOUT
I/O1 to 16
tCO
tOH
Fixed High
High-Z
High-Z
tOE
tBA
tOD
tODO
tBD
Valid Data Out
Indeterminate
tBE
tOEE
tCOE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com