Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

PCM1850APJTG4 Datasheet(PDF) 26 Page - Burr-Brown (TI)

[Old version datasheet] Texas Instruments acquired Burr-Brown Corporation.
Part # PCM1850APJTG4
Description  24-BIT, 96-kHz STEREO A/D CONVERTER WITH 6 쨈 2-CHANNEL MUX AND PGAE
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  BURR-BROWN [Burr-Brown (TI)]
Direct Link  http://www.burr-brown.com
Logo BURR-BROWN - Burr-Brown (TI)

PCM1850APJTG4 Datasheet(HTML) 26 Page - Burr-Brown (TI)

Back Button PCM1850APJTG4 Datasheet HTML 22Page - Burr-Brown (TI) PCM1850APJTG4 Datasheet HTML 23Page - Burr-Brown (TI) PCM1850APJTG4 Datasheet HTML 24Page - Burr-Brown (TI) PCM1850APJTG4 Datasheet HTML 25Page - Burr-Brown (TI) PCM1850APJTG4 Datasheet HTML 26Page - Burr-Brown (TI) PCM1850APJTG4 Datasheet HTML 27Page - Burr-Brown (TI) PCM1850APJTG4 Datasheet HTML 28Page - Burr-Brown (TI) PCM1850APJTG4 Datasheet HTML 29Page - Burr-Brown (TI) PCM1850APJTG4 Datasheet HTML 30Page - Burr-Brown (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 32 page
background image
www.ti.com
TIMING DIAGRAM
SDA
SCL
t(BUF)
t(D-SU)
t(D-HD)
Start
t(LOW)
t(S-HD)
t(SCL-F)
t(SCL-R)
t(HI)
Repeated Start
t(RS-SU)
t(RS-HD)
t(SDA-F)
t(SDA-R)
t(P-SU)
Stop
T0050-01
PCM1850A
PCM1851A
SLES173 – MARCH 2006
SYMBOL
PARAMETER
MIN
MAX
UNIT
f(SCL)
SCL clock frequency
100
kHz
t(BUF)
Bus free time between STOP and START conditions
4.7
µs
t(LOW)
Low period of the SCL clock
4.7
µs
t(HI)
High period of the SCL clock
4
µs
t(RS-SU)
Setup time for START/repeated START condition
4.7
µs
t(S-HD), t(RS-HD)
Hold time for START/repeated START condition
4
µs
t(D-SU)
Data setup time
250
ns
t(D-HD)
Data hold time
0
900
ns
t(SCL-R)
Rise time of SCL signal
20 + 0.1 CB
1000
ns
t(SCL-F)
Fall time of SCL signal
20 + 0.1 CB
1000
ns
t(SDA-R)
Rise time of SDA signal
20 + 0.1 CB
1000
ns
t(SDA-F)
Fall time of SDA signal
20 + 0.1 CB
1000
ns
t(P-SU)
Setup time for STOP condition
4
µs
CB
Capacitive load for SDA and SCL lines
400
pF
VNH
Noise margin at HIGH level for each connected device (including hysteresis)
0.2 VDD
V
Figure 32. PCM1851A Control Interface Timing Requirements
26
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com