PIC16F688-ESLASHST datasheet(88/174 Pages) MICROCHIP

88 / 174 page

PIC16F688

DS41203B-page 86

Preliminary

 2004 Microchip Technology Inc.

10.3

USART Asynchronous Mode

The Asynchronous mode of operation is selected by

clearing the SYNC bit (TXSTA<4>). In this mode, the

USART uses standard non-return-to-zero (NRZ) format

(one Start bit, eight or nine data bits and one Stop bit).

The most common data format is 8 bits. An on-chip

dedicated 8-bit/16-bit baud rate generator can be used

to derive standard baud rate frequencies from the

oscillator.

The USART transmits and receives the LSb first. The

USART’s transmitter and receiver are functionally inde-

pendent, but use the same data format and baud rate.

The baud rate generator produces a clock, either x16

or x64 of the bit shift rate, depending on the BRGH and

BRG16 bits (TXSTA<2> and BAUDCTL<3>). Parity is

not

supported

the

hardware,

but

can

implemented in software and stored as the 9th data bit.

Asynchronous mode is available in all times. It is avail-

able in Sleep mode only when auto-wake-up on Sync

Break is enabled. The baud rate generator values may

need to be adjusted if the clocks are changed.

When operating in Asynchronous mode, the USART

module consists of the following important elements:

• Baud Rate Generator

• Sampling Circuit

• Asynchronous Transmitter

• Asynchronous Receiver

• Auto-wake-up on Sync Break Character

• 13-bit Break Character Transmit

• Auto Baud Rate Detection

10.3.1

USART ASYNCHRONOUS

TRANSMITTER

The USART transmitter block diagram is shown in

Figure 10-2. The heart of the transmitter is the Transmit

(serial) Shift Register (TSR). The shift register obtains

its data from the read/write transmit buffer, TXREG. The

TXREG register is loaded with data in software. The

TSR register is not loaded until the Stop bit has been

transmitted from the previous load. As soon as the Stop

bit is transmitted, the TSR is loaded with new data from

the TXREG register (if available).

Once the TXREG register transfers the data to the TSR

empty and flag bit TXIF (PIR1<4>) is set. This interrupt

can be enabled/disabled by setting/clearing enable bit

TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of

the state of enable bit TXIE and cannot be cleared in

software. Flag bit TXIF is not cleared immediately upon

loading the transmit buffer register TXREG. TXIF

becomes valid in the second instruction cycle following

the load instruction. Polling TXIF immediately following

a load of TXREG will return invalid results.

While flag bit TXIF indicates the status of the TXREG

status of the TSR register. Status bit TRMT is a read

only bit, which is set when the TSR register is empty.

No interrupt logic is tied to this bit, so the user has to

poll this bit in order to determine if the TSR register is

empty.

To set up an Asynchronous Transmission:

Initialize the SPBRGH:SPBRG registers for the

appropriate baud rate. Set or clear the BRGH

and BRG16 bits, as required, to achieve the

desired baud rate.

Enable the asynchronous serial port by clearing

bit SYNC and setting bit SPEN.

If interrupts are desired, set enable bit TXIE.

If 9-bit transmission is desired, set transmit bit

TX9. Can be used as address/data bit.

Enable the transmission by setting bit TXEN,

which will also set bit TXIF.

If 9-bit transmission is selected, the ninth bit

should be loaded in bit TX9D.

Load data to the TXREG register (starts

transmission).

If using interrupts, ensure that the GIE and PEIE bits in

the INTCON register (INTCON<7:6>) are set.

Note 1: The TSR register is not mapped in data

memory, so it is not available to the user.

2: Flag bit TXIF is set when enable bit TXEN

is set.

PIC16F688-E/ST Datasheet(PDF) 88 Page - Microchip Technology

PIC16F688-E/ST Datasheet(HTML) 88 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL