Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST72324BJ2 Datasheet(PDF) 98 Page - STMicroelectronics

Part # ST72324BJ2
Description  8-bit MCU, 3.8 to 5.5 V operating range with 8 to 32 Kbyte Flash/ROM, 10-bit ADC, 4 timers, SPI, SCI
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72324BJ2 Datasheet(HTML) 98 Page - STMicroelectronics

Back Button ST72324BJ2 Datasheet HTML 94Page - STMicroelectronics ST72324BJ2 Datasheet HTML 95Page - STMicroelectronics ST72324BJ2 Datasheet HTML 96Page - STMicroelectronics ST72324BJ2 Datasheet HTML 97Page - STMicroelectronics ST72324BJ2 Datasheet HTML 98Page - STMicroelectronics ST72324BJ2 Datasheet HTML 99Page - STMicroelectronics ST72324BJ2 Datasheet HTML 100Page - STMicroelectronics ST72324BJ2 Datasheet HTML 101Page - STMicroelectronics ST72324BJ2 Datasheet HTML 102Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 188 page
background image
On-chip peripherals
ST72324B
98/188
Figure 55.
Clearing the WCOL bit (Write Collision flag) software sequence
Single master systems
A typical single master system may be configured, using an MCU as the master and four
MCUs as slaves (see Figure 56).
The master device selects the individual slave devices by using four pins of a parallel port to
control the four SS pins of the slave devices.
The SS pins are pulled high during reset since the master device ports will be forced to be
inputs at that time, thus disabling the slave devices.
Note: To prevent a bus conflict on the MISO line the master allows only one active slave
device during a transmission.
For more security, the slave device may respond to the master with the received data byte.
Then the master will receive the previous byte back from the slave device if all MISO and
MOSI pins are connected and the slave has not written to its SPIDR register.
Other transmission security methods can use ports for handshake lines or data bytes with
command fields.
Figure 56.
Single master/multiple slave configuration
Clearing sequence after SPIF = 1 (end of a data byte transfer)
1st Step
Read SPICSR
Read SPIDR
2nd Step
SPIF = 0
WCOL = 0
Clearing sequence before SPIF = 1 (during a data byte transfer)
1st Step
2nd Step
WCOL = 0
Read SPICSR
Read SPIDR
Result
Result
Note: Writing to the SPIDR register
instead of reading it does not reset
the WCOL bit.
MISO
MOS
I
MOSI
MOSI
MOSI
MOSI
MISO
MISO
MISO
MISO
SS
SS
SS
SS
SCK
SCK
SCK
SCK
Slave
MCU
Slave
MCU
Slave
MCU
Slave
MCU
Maste
r
MCU
SS
5V
SCK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com