Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TPS54386PWPR Datasheet(PDF) 27 Page - Texas Instruments

Click here to check the latest version.
Part # TPS54386PWPR
Description  3-A DUAL NON-SYNCHRONOUS CONVERTER WITH INTEGRATED HIGH-SIDE MOSFET
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TPS54386PWPR Datasheet(HTML) 27 Page - Texas Instruments

Back Button TPS54386PWPR Datasheet HTML 23Page - Texas Instruments TPS54386PWPR Datasheet HTML 24Page - Texas Instruments TPS54386PWPR Datasheet HTML 25Page - Texas Instruments TPS54386PWPR Datasheet HTML 26Page - Texas Instruments TPS54386PWPR Datasheet HTML 27Page - Texas Instruments TPS54386PWPR Datasheet HTML 28Page - Texas Instruments TPS54386PWPR Datasheet HTML 29Page - Texas Instruments TPS54386PWPR Datasheet HTML 30Page - Texas Instruments TPS54386PWPR Datasheet HTML 31Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 52 page
background image
www.ti.com
Dual Supply Operation
Cascading Supply Operation
1
2
3
4
14
13
12
11
PVDD2
BOOT2
SW2
BP
PVDD1
BOOT1
SW1
GND
TPS54383
5
6
7
10
9
8
SEQ
ILIM2
FB2
EN1
EN2
FB1
OUTPUT1
OUTPUT2
V
IN
UDG-07015
TPS54383,, TPS54386
SLUS774B – AUGUST 2007 – REVISED OCTOBER 2007
It is possible to operate a TPS5438x from two supply voltages. If this application is desired, then the sequencing
of the supplies must be such that PVDD2 is above the UVLO voltage before PVDD1 begins to rise. This level
requirement ensures that the internal regulator and the control circuitry are in operation before PVDD1 supplies
energy to the output. In addition, Output 1 must be held in the disabled state (EN1 high) until there is sufficient
voltage on PVDD1 to support Output 1 in regulation. (See the Operating Near Maximum Duty Cycle section.)
The preferred sequence of events is:
1. PVDD2 rises above the input UVLO voltage
2. PVDD1 rises with Output 1 disabled until PVDD1 rises above level to support Output 1 regulation.
With these two conditions satisfied, there is no restriction on PVDD2 to be greater than, or less than PVDD1.
DESIGN HINT
An R-C delay on EN1 may be used to delay the startup of Output1 for a long enough
period of time to ensure that PVDD1 can support Output 1 load.
It is possible to source PVDD1 from Output 2 as depicted in Figure 34 and Figure 35. This configuration may be
preferred if the input voltage is high, relative to the voltage on Output 1.
Figure 34. Schematic Showing Cascading PVDD1 from Output 2
Copyright © 2007, Texas Instruments Incorporated
Submit Documentation Feedback
27
Product Folder Link(s): TPS54383 TPS54386



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com