STE2004S datasheet(66/79 Pages) STMICROELECTRONICS

66 / 79 page

Electrical characteristics

STE2004S

66/79

Column and row driver

Rrow

ROW output resistance

kohm

Rcol

Column output

resistance

10K

kohm

Vcol

Column bias voltage

accuracy

No load

-50

+50

Vrow

Row bias voltage

accuracy

-50

+50

LCD supply voltage

VLCD

LCD supply voltage

accuracy; internally

generated

VDD = 2.8V; VLCD = 10V;

fsclk=0;

no display load(5)(3) (6) (8)

VOP=69h, PRS=2Hex(9)

-2

TC0

Temperature coefficient

-0.0· 10-3

1/°C

TC1

-0.35 · 10-3

1/°C

TC2

-0.7 · 10-3

1/°C

TC3

-1.05· 10-3

1/°C

TC4

-1.4 · 10-3

1/°C

TC5

-1.75· 10-3

1/°C

TC6

-2.1 · 10-3

1/°C

TC7

-2.3· 10-3

1/°C

VDD1<=VDD2

The maximum possible VLCD voltage that can be generated is dependent on voltage, temperature and (display) load.

When fsclk = 0 there is no interface clock.

If external VLCD, the display load current is not transmitted to IDD

Internal clock

Tolerance depends on the temperature; (typically zero at Tamb = 25°C), maximum tolerance values are measured at the

temperature range limit.

Power-down mode. During power-down all static currents are switched-off.

For TC0 to TC7

Data byte writing mode

Table 27. DC operation (continued)

Symbol

Parameter

Test condition

Min.

Typ.

Max.

Unit

STE2004S Datasheet(PDF) 66 Page - STMicroelectronics

STE2004S Datasheet(HTML) 66 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Datasheet Download

Link URL