TMPR4937 datasheet(154/552 Pages) TOSHIBA

154 / 552 page

Chapter 7 External Bus Controller

7-54

7.6

Flash ROM, SRAM Usage Example

Figure 7.6.1 illustrates example Flash ROM connections, and Figure 7.6.2 illustrates example SRAM

connections. Also, Figure 7.6.3 illustrates example connections with the SDRAM and the bus separated.

Since connecting multiple memory devices such as SDRAM and ROM onto a single bus increases the

load, 100 MHz class high-speed SDRAM access may not be performed normally. As a corrective measure,

there is a way of reducing the bus load by connecting a device other than SDRAM via a buffer. If such a

method is employed, directional control becomes necessary since the data becomes bidirectional.

The TX4937 prepares the BUSSPRT* signal for performing data directional control (see Figure 7.6.3).

BUSSPRT* is asserted when the External Bus Controller channel is active and a Read operation is being

performed.

Figure 7.6.1 Flash ROM (x16 Bits) Connection Example (32-bit Data Bus)

Figure 7.6.2 SRAM (x16 Bits) Connection Example (32-bit Data Bus)

ADDR[19:0]

ACE*

CE*[0]

SWE*

OE*

DATA[31:0]

TX4937

ADDR[19:0]

A[19:0]

A20

CE*

WE*

OE*

D[15:0]

ADDR[12]

(ADDR[20])

A[19:0]

A20

CE*

WE*

OE*

D[15:0]

Flash ROM (x16 bits)

D[31:16]

D[15:0]

D[31:16]

BWE*[3:0]

ADDR[19:0]

CE*[1]

SWE*

OE*

DATA[31:0]

TX4937

ADDR[19:0]

A[19:0]

CS*

WE*

OE*

D[15:0]

SRAM (x16 Bits)

D[15:0]

A[19:0]

CS*

WE*

OE*

D[15:0]

BWE*[3]

BWE*[2]

BWE*[1]

BWE*[0]

TMPR4937 Datasheet(PDF) 154 Page - Toshiba Semiconductor

TMPR4937 Datasheet(HTML) 154 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL