Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TMPR4937 Datasheet(PDF) 229 Page - Toshiba Semiconductor

Part # TMPR4937
Description  64-Bit TX System RISC TX49 Family
PDF  552 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4937 Datasheet(HTML) 229 Page - Toshiba Semiconductor

Back Button TMPR4937 Datasheet HTML 225Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 226Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 227Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 228Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 229Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 230Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 231Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 232Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 233Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 229 / 552 page
background image
Chapter 9 SDRAM Controller
9-13
9.3.10 ECC
9.3.10.1 ECC/Parity Mode
Table 9.3.5 shows the supported ECC/Parity functions. The ECC/Parity mode can be set
separately for each channel using the ECC/Parity Mode field (SDCCRn.ECC) of the SDRAM
Channel Control Register. The ECC enable bit (ECCCR.ECCE) of the ECC Control Register must
be set in order to use the ECC function. No error detection, logging, or notification will be
performed if this bit is not set.
Table 9.3.5 ECC/Parity Mode
ECC Field
Mode Name
Description
0x0
NOP Mode
Disables the ECC/Parity function.
0x1
EC Mode
EC (Error Check) enable
Read: Performs only error checking. Correction is not performed.
Write: Generates check code.
0x2
ECC Mode
ECC (Error Check and Correct) enable
Read: Performs error checking and correction.
Write: Generates check code.
0x3
ECC + Scrub Mode
ECC + scrub enable
Read: Performs error checking and correction. Corrected data is written back to
memory if an error occurs.
Write: Generates check code.
0x4
Even Parity Mode
Even parity enable
Read: Performs error checking.
Write: Generates even parity.
0x5
Odd Parity Mode
Odd parity enable
Read: Performs error checking.
Write: Generates odd parity.
0x6
—
Reserved
0x7
—
Reserved
•
The ECC/Parity Mode changes dynamically according to each channel setting.
•
Error checking is performed when writing data smaller than 64 bits when Memory Read
access is being performed while in the EC Mode, ECC Mode, or ECC + scrub mode.
•
Data correction is performed if the read data cause a single-bit error when in the ECC Mode
or the ECC + scrub mode. Data is read unchanged when in any other mode regardless of
whether or not an error occurs.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com