UPSD3422 datasheet(201/293 Pages) STMICROELECTRONICS

201 / 293 page

uPSD34xx

PSD module

201/293

28.5

PSD module detailed operation

Specific details are given here for the following key functional areas on the PSD Module:

●

Flash Memories

●

PLDs (DPLD and GPLD)

●

I/O Ports

●

Power Management

●

JTAG ISP and Debug Interface

28.5.1

Flash memory operation

The Flash memories are accessed through the 8032 Address, Data, and Control Bus

interfaces. Flash memories (and SRAM) cannot be accessed by any other bus master other

than the 8032 MCU (these are not dual-port memories).

The 8032 cannot write to Flash memory as it would an SRAM (supply address, supply data,

supply WR strobe, assume the data was correctly written to memory). Flash memory must

first be “unlocked” with a special instruction sequence of byte WRITE operations to invoke

an internal algorithm inside either Flash memory array, then a single data byte is written

(programmed) to the Flash memory array, then programming status is checked by a byte

READ operation or by checking the Ready/Busy pin (PC3). Table 107 on page 203 lists all

of the special instruction sequences to program a byte to either of the Flash memory arrays,

erase the arrays, and check for different types of status from the arrays.

This unlocking sequence is typical for many Flash memories to prevent accidental WRITEs

by errant code. However, it is possible to bypass this unlocking sequence to save time while

intentionally programming Flash memory.

PMMR2

B4h

Power Management Register

2. WRITE and READ.

Table 145

page 244

PMMR3

C7h

Power Management Register

3. WRITE and READ. However,

Bit 1 can be cleared only by a

reset condition.

Table 146

page 244

Page

E0h

Memory Page Register.

WRITE and READ.

Table 63

page 188

VM (Virtual

Memory)

E2h

Places PSD Module memories

into 8032 Program Address

Space and/or 8032 XDATA

Address Space. (VM overrides

initial non-volatile setting that

was specified in PSDsoft

Express. Reset restores initial

setting)

Table 104

page 197

Name

Port A

(80-pin)

Port B Port C Port D Other

Description

Link

UPSD3422 Datasheet(PDF) 201 Page - STMicroelectronics

UPSD3422 Datasheet(HTML) 201 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL