UPSD3422 datasheet(204/293 Pages) STMICROELECTRONICS

204 / 293 page

PSD module

uPSD34xx

204/293

sequences. The individual sector select signal (FS0 - FS7 or CSBOOT0-CSBOOT3) which

is active during the instruction sequence determines the complete address.

Directing this command to any individual sector within a Flash memory array will invoke the

bulk erase of all Flash memory sectors within that array.

28.5.3

Reading Flash memory

Under typical conditions, the 8032 may read the Flash memory using READ operations

(READ bus cycles) just as it would a ROM or RAM device. Alternately, the 8032 may use

READ operations to obtain status information about a Program or Erase operation that is

currently in progress. The following sections describe the kinds of READ operations.

28.5.4

Read memory contents.

Flash memory is placed in the Read Array mode after Power-up, after a PSD Module reset

event, or after receiving a Reset Flash memory instruction sequence from the 8032. The

8032 can read Flash memory contents using standard READ bus cycles anytime the Flash

array is in Read Array mode. Flash memories will always be in Read Array mode when the

array is not actively engaged in a program or erase operation.

28.5.5

Reading the erase/program status bits

The Flash arrays provide several status bits to be used by the 8032 to confirm the

completion of an erase or program operation on Flash memory, shown in Table 108 on

page 206. The status bits can be read as many times as needed until an operation is

complete.

The 8032 performs a READ operation to obtain these status bits while an erase or program

operation is being executed by the state machine inside each Flash memory array.

28.5.6

Data polling flag (DQ7)

While programming either Flash memory, the 8032 may read the Data Polling Flag Bit

(DQ7), which outputs the complement of the D7 Bit of the byte being programmed into Flash

memory. Once the program operation is complete, DQ7 is equal to D7 of the byte just

programmed into Flash memory, indicating the program cycle has completed successfully.

The correct select signal, FSx or CSBOOTx, must be active during the entire polling

procedure.

Polling may also be used to indicate when an erase operation has completed. During an

erase operation, DQ7 is '0.' After the erase is complete DQ7 is '1.' The correct select signal,

FSx or CSBOOTx, must be active during the entire polling procedure.

DQ7 is valid after the fourth instruction byte WRITE operation (for program instruction

sequence) or after the sixth instruction byte WRITE operation (for erase instruction

sequence).

If all Flash memory sectors to be erased are protected, DQ7 is reset to ’0’ for about 100µs,

and then DQ7 returns to the value of D7 of the previously addressed byte. No erasure is

performed.

UPSD3422 Datasheet(PDF) 204 Page - STMicroelectronics

UPSD3422 Datasheet(HTML) 204 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL