UPSD3422 datasheet(273/293 Pages) STMICROELECTRONICS

273 / 293 page

uPSD34xx

DC and AC parameters

273/293

Note:

Fast Slew Rate output available on PA3-PA0, PB3-PB0, and PD2-PD1. Decrement times by

given amount

2tPD for MCU address and control signals refers to delay from pins on Port 0, Port 2, RD WR,

PSEN and ALE to CPLD combinatorial output (80-pin package only)

Table 166.

CPLD combinatorial timing (3V PSD module)

Note:

Fast Slew Rate output available on PA3-PA0, PB3-PB0, and PD2-PD1. Decrement times by

given amount

2tPD for MCU address and control signals refers to delay from pins on Port 0, Port 2, RD WR,

PSEN and ALE to CPLD combinatorial output (80-pin package only)

Figure 102. Synchronous Clock Mode Timing – PLD

tARPW

CPLD Register Clear or

Preset Pulse Width

+ 10

tARD

CPLD Array Delay

Any

macrocell

+ 2

Symbol

Parameter

Conditions

Min

Max

Aloc

Turbo

Off

Slew

rate(1)

Unit

Symbol

Parameter

Conditions

Min

Max

Aloc

Turbo

Off

Slew

rate(1)

Unit

tPD

(2)

CPLD Input Pin/Feedback

to CPLD Combinatorial

Output

+ 4

+ 15

– 6

tEA

CPLD Input to CPLD

Output Enable

+ 15

– 6

tER

CPLD Input to CPLD

Output Disable

+ 15

– 6

tARP

CPLD Register Clear or

Preset Delay

+ 15

– 6

tARPW

CPLD Register Clear or

Preset Pulse Width

+ 15

tARD

CPLD Array Delay

Any

macrocell

+ 4

tCH

tCL

tCO

CLKIN

INPUT

REGISTERED

OUTPUT

AI02860

UPSD3422 Datasheet(PDF) 273 Page - STMicroelectronics

UPSD3422 Datasheet(HTML) 273 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL