Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MCP3460R Datasheet(PDF) 21 Page - Microchip Technology

Part # MCP3460R
Description  Two-Channel, 153.6 kSPS, Low-Noise, 16-Bit Delta-Sigma ADC with Internal Voltage Reference
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP3460R Datasheet(HTML) 21 Page - Microchip Technology

Back Button MCP3460R Datasheet HTML 17Page - Microchip Technology MCP3460R Datasheet HTML 18Page - Microchip Technology MCP3460R Datasheet HTML 19Page - Microchip Technology MCP3460R Datasheet HTML 20Page - Microchip Technology MCP3460R Datasheet HTML 21Page - Microchip Technology MCP3460R Datasheet HTML 22Page - Microchip Technology MCP3460R Datasheet HTML 23Page - Microchip Technology MCP3460R Datasheet HTML 24Page - Microchip Technology MCP3460R Datasheet HTML 25Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 103 page
background image
 2025 Microchip Technology Inc. and its subsidiaries
DS20006975A page 21
MCP3460R
2.1
Noise Specifications
Table 2-1, Table 2-2, Table 2-3 and Table 2-4
summarize the noise performance of the MCP3460R
device. The noise performance is an analog gain
function of the ADC (digital gain does not change the
noise performance significantly) and the OSR, chosen
through the user interface. With a higher gain, the input
referred noise is reduced. With a higher OSR setting,
the noise is also reduced as the oversampling
diminishes both thermal noise and quantization noise
induced by the Delta-Sigma modulator loop.
The noise value generally increases when temperature
is higher as thermal noise is dominant for all OSR
larger than 32. For high OSR settings (> 512), the
thermal noise is largely dominant and increases
proportionally to the square root of the absolute
temperature. The performance in the following tables
has been measured with the device placed in
Continuous Conversion mode, with the differential
input voltage equal to VIN = 0V, default conditions for
the register map and MCLK = 4.9152 MHz.
The noise performance is also a function of the
measurement
duration.
For
short
duration
measurements (low number of consecutive samples),
the peak-to-peak noise is usually reduced because the
crest factor (ratio between the RMS noise and
peak-to-peak noise) is reduced. This is only a
consequence of the noise distribution being Gaussian
by nature (see Figure 2-5 for noise histogram example
and fitting with an ideal Gaussian distribution). The
noise specifications have been measured with a
sample size of 16384 samples for low OSR values and
have been capped to approximately 80 seconds for the
16384 samples leading to a larger duration. The noise
specifications are expressed in two different values,
which lead to the same quantity. It is more practical to
choose one of these representations depending on the
desired application.
In Table 2-1 and Table 2-3, the RMS (Root Mean
Square) noise is the variance of the ADC output code,
expressed in µVRMS and input referred with
Equation 5-5. The peak-to-peak noise values are in
parentheses. The peak-to-peak noise is the difference
between the maximum and minimum code observed
during the complete time of the measurement (see
Equation 5-5).
In Table 2-2 and Table 2-4, the noise is expressed in
ENOB (Effective Number of Bits). The ENOB is a ratio
of the full-scale range of the ADC (that depends on
VREF and gain) and the noise performance of the
device. The ENOB can be determined from the RMS or
peak-to-peak noise with the following equations.
EQUATION 2-1:
EQUATION 2-2:
Due to the nature of the noise, the performance
detailed in the noise tables can vary significantly from
one measurement to another. They present an averag-
ing of the performance over a large distribution of parts
over multiple lots. They give the typical expectation of
the noise performance, but performance can be better
or worse if a limited number of measurements is per-
formed. For large gain and OSR combinations, if the
noise performance is comparable to the quantization
step (1 LSb), the performance is limited to 0.5 LSb for
the RMS noise and 1 LSb for the peak-to-peak noise
(same limits for ENOB values).
These figures correspond to the resolution limit of the
device as peak-to-peak noise cannot be better than
1 LSb. Similarly, if the intrinsic RMS noise of the device
is much smaller than 0.5 LSb, it can lead to histogram
with either one or two bins, depending on the relative
position of the input voltage versus the possible
quantized outputs of the ADC. If the position is exactly
in between two quantization steps, the histogram of
output noise will have two bins with exactly 50%
occurrence on each. This case gives an RMS noise of
a 0.5 LSb value, which is therefore used as a cap of the
performance for the sake of clarity and a better
representation on the noise tables.
The noise specifications are improved by a ratio of
approximately √2 (or 0.5-bit ENOB) when the AZ_MUX
setting is enabled. However, the output data rate is
significantly reduced (see Figure 5-5 and Table ).
The digital gain added for Gain = 32x and 64x settings
is not significant for the noise performance, therefore
the noise values can be extracted from the Gain = 16x
columns. ENOB performance is degraded by one bit for
Gain = 32x and two bits for Gain = 64x, compared to
Gain = 16x performance.
Note:
All Output Noise performance-related
tables and figures are with reference to
the input (i.e., Input Referred).
ENOBRMS
2VREF
GAIN RMS (Noise)
-----------------------------------------------------


ln
2

ln
----------------------------------------------------------------
=
ENOBpk pk
–
2VREF
GAIN Peak-to-Peak Noise
----------------------------------------------------------------------


ln
2

ln
---------------------------------------------------------------------------------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com