| Electronic Components Datasheet Search |
|
ST10F272M Datasheet(PDF) 81 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F272M Datasheet(HTML) 81 Page - STMicroelectronics |
|
81 / 175 page ![]() ST10F272M System reset 81/176 Figure 18. Asynchronous power-on RESET (EA = 0) 1. 3 to 8 TCL depending on clock source selection Hardware reset The asynchronous reset must be used to recover from catastrophic situations of the application. It may be triggered by the hardware of the application. Internal hardware logic and application circuitry are described in Reset circuitry chapter and Figures 30, 31 and 32. It occurs when RSTIN is low and RPD is detected (or becomes) low as well. RSTIN P0[15:13] P0[12:2] not t. transparent not t. P0[1:0] not t. not transparent V18 XTAL1 ... 3..8 TCL(1) RST Latching point of Port0 for system start-up configuration VDD ≥ 1ms (for on-chip VREG stabilization) RPD ALE ≥ 1.2ms (for resonator oscillation + PLL stabilization) ≥ 10.2ms (for crystal oscillation + PLL stabilization) RSTF ≤ 500ns (After Filter) ≥ 50ns 8 TCL transparent 3..4 TCL |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |