Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

STAMP0 Datasheet(PDF) 46 Page - STMicroelectronics

Part # STAMP0
Description  Microphone array processor with TDM output and recombination for wide dynamic range microphones
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STAMP0 Datasheet(HTML) 46 Page - STMicroelectronics

Back Button STAMP0 Datasheet HTML 42Page - STMicroelectronics STAMP0 Datasheet HTML 43Page - STMicroelectronics STAMP0 Datasheet HTML 44Page - STMicroelectronics STAMP0 Datasheet HTML 45Page - STMicroelectronics STAMP0 Datasheet HTML 46Page - STMicroelectronics STAMP0 Datasheet HTML 47Page - STMicroelectronics STAMP0 Datasheet HTML 48Page - STMicroelectronics STAMP0 Datasheet HTML 49Page - STMicroelectronics STAMP0 Datasheet HTML 50Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 62 page
background image
I²C registers
STAMP0
46/62
DocID028639 Rev 1
5.2.40
Interrupt 4 configuration register (reg. 0x27)
B7
B6
B5
B4
B3
B2
B1
B0
-
-
-
-
-
-
AUTOPLL
PLLBYP
-
-
-
-
-
-
0
0
Bit
R/W
RST
Name
Description
1
R/W
0
AUTOPLL
0: PLL is programmed correctly
1: PLL is not programmed correctly
0
R/W
0
PLLBYP
0: PLL locked
1: PLL not locked
5.2.41
Interrupt masking 1 configuration register (reg. 0x28)
B7
B6
B5
B4
B3
B2
B1
B0
MRMS8s
MRMS7s
MRMS6s
MRMS5s
MRMS4s
MRMS3s
MRMS2s
MRMS1s
0
0
0
0
0
0
0
0
Bit
R/W
RST
Name
Description
7
R/W
0
MRMS8s
0: RMS upper limit interrupt on channel 8 is not masked
1: RMS upper limit interrupt on channel 8 is masked
6
R/W
0
MRMS7s
0: RMS upper limit interrupt on channel 7 is not masked
1: RMS upper limit interrupt on channel 7 is masked
5
R/W
0
MRMS6s
0: RMS upper limit interrupt on channel 6 is not masked
1: RMS upper limit interrupt on channel 6 is masked
4
R/W
0
MRMS5s
0: RMS upper limit interrupt on channel 5 is not masked
1: RMS upper limit interrupt on channel 5 is masked
3
R/W
0
MRMS4s
0: RMS upper limit interrupt on channel 4 is not masked
1: RMS upper limit interrupt on channel 4 is masked
2
R/W
0
MRMS3s
0: RMS upper limit interrupt on channel 3 is not masked
1: RMS upper limit interrupt on channel 3 is masked
1
R/W
0
MRMS2s
0: RMS upper limit interrupt on channel 2 is not masked
1: RMS upper limit interrupt on channel 2 is masked
0
R/W
0
MRMS1s
0: RMS upper limit interrupt on channel 1 is not masked
1: RMS upper limit interrupt on channel 1 is masked
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com