| Electronic Components Datasheet Search |
|
DP83867IRPAPR Datasheet(PDF) 49 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DP83867IRPAPR Datasheet(HTML) 49 Page - Texas Instruments |
|
49 / 139 page ![]() For further detail relating to the latch-in timing requirements of the PHY Address pins, as well as the other hardware configuration pins, refer to Section 7.5.5. Based on the default strap configuration of PHY_ADD[4:0], the DP83867 PHY address initializes to 0x00 without any external strap configuration. Refer to Figure 7-15 for an example of a PHY address connection to external components. In this example, the pins are configured as follows: RX_D4 = Strap Mode 4, RX_D2 = Strap Mode 3, and RX_D0 = Strap Mode 2. Therefore, the PHY address strapping results in address 11001 (19h). 10 k 2.49 k VDDIO RX_D0 5.76 k 2.49 k VDDIO RX_D2 2.49 k RX_D4 VDDIO Figure 7-15. IRPAP PHY Address Strapping Example Refer to Figure 7-16 for an example of a PHY address connection to external components. In this example, the pins are configured as follows: RX_D2 = Strap Mode 3 and RX_D0 = Strap Mode 2. Therefore, the PHY address strapping results in address 1001 (09h). www.ti.com DP83867IR, DP83867CR SNLS484I – FEBRUARY 2015 – REVISED JANUARY 2025 Copyright © 2025 Texas Instruments Incorporated Submit Document Feedback 49 Product Folder Links: DP83867IR DP83867CR |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |