Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SPC563M60X Datasheet(PDF) 110 Page - STMicroelectronics

Part # SPC563M60X
Description  32-bit Power Architecture based MCU for automotive powertrain applications
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC563M60X Datasheet(HTML) 110 Page - STMicroelectronics

Back Button SPC563M60X Datasheet HTML 106Page - STMicroelectronics SPC563M60X Datasheet HTML 107Page - STMicroelectronics SPC563M60X Datasheet HTML 108Page - STMicroelectronics SPC563M60X Datasheet HTML 109Page - STMicroelectronics SPC563M60X Datasheet HTML 110Page - STMicroelectronics SPC563M60X Datasheet HTML 111Page - STMicroelectronics SPC563M60X Datasheet HTML 112Page - STMicroelectronics SPC563M60X Datasheet HTML 113Page - STMicroelectronics SPC563M60X Datasheet HTML 114Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 110 / 128 page
background image
Electrical characteristics
SPC563M64x, SPC563M60x
110/128
DocID14642 Rev 12
10
tHI
CC
Data Hold Time for Inputs
D
Master (MTFE = 0)
–4
—
–4
—
–4
—
ns
D
Slave
7—7—7—
D
Master (MTFE = 1,
CPHA = 0)(7)
45
—
25
—
21
—
D
Master (MTFE = 1,
CPHA = 1)
–4
—
–4
—
–4
—
11
tSUO
CC
Data Valid (after SCK edge)
D
Master (MTFE = 0)
—6—6—6
ns
D
Slave
—25—25
—25
D
Master (MTFE = 1,
CPHA=0)
—45—25
—21
D
Master (MTFE = 1,
CPHA=1)
—6—6—6
12
tHO
CC
Data Hold Time for Outputs
D
Master (MTFE = 0)
–5
—
–5
—
–5
—
ns
D
Slave
5.5
—
5.5
—
5.5
—
D
Master (MTFE = 1,
CPHA = 0)
8—4—3—
D
Master (MTFE = 1,
CPHA = 1)
–5
—
–5
—
–5
—
1.
All DSPI timing specifications use the fastest slew rate (SRC = 0b11) on pad type M or MH. DSPI signals using pad types of
S or SH have an additional delay based on the slew rate. DSPI timing is specified at VDDEH = 3.0–5.25 V, TA = TL to TH,
and CL = 50 pF with SRC = 0b11.
2.
Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation
(FM). 42 MHz parts allow for 40 MHz system clock + 2% FM; 66 MHz parts allow for a 64 MHz system clock + 2% FM, and
82 MHz parts allow for 80 MHz system clock + 2% FM.
3.
The minimum DSPI Cycle Time restricts the baud rate selection for given system clock rate. These numbers are calculated
based on two SPC563Mxx devices communicating over a DSPI link.
4.
The actual minimum SCK cycle time is limited by pad performance.
5.
The maximum value is programmable in DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK].
6.
The maximum value is programmable in DSPI_CTARx[PASC] and DSPI_CTARx[ASC].
7.
This number is calculated assuming the SMPL_PT bitfield in DSPI_MCR is set to 0b10.
Table 41. DSPI timing(1)(2) (continued)
#
Symbol
C
Characteristic
40 MHz
64 MHz
80 MHz
Unit
Min
Max
Min
Max
Min
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com