Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

25CS160-I/ST Datasheet(PDF) 22 Page - Microchip Technology

Part # 25CS160-I/ST
Description  16-Kbit SPI Serial EEPROM with 128-Bit Serial Number
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

25CS160-I/ST Datasheet(HTML) 22 Page - Microchip Technology

Back Button 25CS160-I/ST Datasheet HTML 18Page - Microchip Technology 25CS160-I/ST Datasheet HTML 19Page - Microchip Technology 25CS160-I/ST Datasheet HTML 20Page - Microchip Technology 25CS160-I/ST Datasheet HTML 21Page - Microchip Technology 25CS160-I/ST Datasheet HTML 22Page - Microchip Technology 25CS160-I/ST Datasheet HTML 23Page - Microchip Technology 25CS160-I/ST Datasheet HTML 24Page - Microchip Technology 25CS160-I/ST Datasheet HTML 25Page - Microchip Technology 25CS160-I/ST Datasheet HTML 26Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 53 page
background image
 2026 Microchip Technology Inc. and its subsidiaries
Preliminary
DS20007008B-page 22
25CS160
FIGURE 6-1:
READ STATUS REGISTER (
RDSR) SEQUENCE
6.3
Write STATUS Register (WRSR)
The Write STATUS Register (WRSR) instruction enables
the SPI host to change selected bits of the STATUS
register. Before a WRSR sequence can be initiated, a
WREN instruction must be executed to set the WEL bit
to logic ‘1’. Upon completion of a WREN instruction, a
WRSR sequence can be executed.
The WRSR instruction will only modify:
• Byte 0: bit 7, bit 3 and bit 2
These modifiable bits are the Write-Protect Enable
(WPEN) bit and the Block Protect (BP1, BP0) bits.
These three bits are nonvolatile and have the same
properties and functions as regular EEPROM bits.
Their values are retained while power is removed from
the device.
The 25CS160 will not respond to instructions other
than a RDSR or a WRSR sequence until the self-timed
internal write cycle has completed. When the write
cycle has completed, the WEL bit in the STATUS
register is reset to a logic ‘0’.
FIGURE 6-2:
WRITE STATUS REGISTER (
WRSR) SEQUENCE
SI
9 1011
1415
SCK
0
2
3
4
5
6
7
1
8
00000 101
RDSR Opcode (05h)
12 13
16 17 18 19 20 21 22 23
D7
D5
D6
D4 D3 D2 D1 D0
STATUS Register Byte 0
STATUS Register Byte 1
SO
CS
High-Impedance
D7
D5
D6
D4 D3 D2 D1 D0
Note:
If the CS pin is deasserted anywhere
other than the end of an 8-bit byte
boundary, the sequence will be aborted,
and no write cycle will take place.
SI
910 11
14 15
SCK
0
2
3
4
5
6
7
1
8
12 13
16 17 18 19 20 21 22 23
SO
CS
High-Impedance
0 0 0 00001 D7 XX
X D3 D2 X X
X X XXX
X X X
WRSR Opcode (01h)
STATUS Register Byte 0
STATUS Register Byte 1
MSb
MSb
MSb
TWC(1)
Note 1: This sequence initiates a self-timed internal write cycle on the rising edge of CS after a valid sequence.
Optional



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com