| Electronic Components Datasheet Search |
|
ESP32-P4 Datasheet(PDF) 72 Page - ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD. |
|
|
|||||||||||||||||||||||||||||
ESP32-P4 Datasheet(HTML) 72 Page - ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD. |
|
72 / 93 page ![]() 4 Functional Description 4.2.2.11 USB Serial/JTAG Controller (USB_SERIAL_JTAG) ESP32-P4 contains a USB Serial/JTAG Controller. This unit can be used to program the SoC’s flash, read program output, as well as attach a debugger to the running program. Feature List • USB 2.0 full speed compliant, capable of up to 12 Mbit/s transfer speed (Note that this controller does not support the faster 480 Mbit/s high-speed transfer mode) • CDC-ACM virtual serial port and JTAG adapter functionality • Programming the chip’s flash • CPU debugging with compact JTAG instructions • A full-speed USB PHY integrated in the chip • Two integrated full-speed transceivers • Choosing from two full-speed integrated transceivers GPIO24/GPIO25 and GPIO26/GPIO27 • Supporting USB 2.0 OTG using one of the integrated transceivers while USB Serial/JTAG using the other one Pin Assignment The pins connected to D+ and D- signals for two pairs of USB PHY are multiplexed with GPIO24–GPIO25 and GPIO26–GPIO27. The USB Serial/JTAG Controller interface can use each of them. By default, the pins are multiplexed with GPIO24–GPIO25. 4.2.2.12 Ethernet Media Access Controller (EMAC) By using the external Ethernet PHY (physical layer), ESP32-P4 can send and receive data via Ethernet MAC (Media Access Controller) according to the IEEE 802.3 standard. ESP32-P4 Ethernet MAC complies with the following standards: • IEEE 802.3-2002 for Ethernet MAC • IEEE 1588-2008 standard for precise networked clock synchronization • IEEE 802.3 standard Media Independent Interface (MII) and Reduced Media Independent Interface (RMII) • IEEE 802.3az-2010 for Energy Efficient Ethernet • IEEE 802.1Q for VLAN frame format Feature List • Data rates of 10/100 Mbit/s through an external PHY interface • Communication with an external Fast Ethernet PHY through IEEE 802.3-compliant MII or RMII interface (only one can be used at a time) • Full-duplex and half-duplex modes Espressif Systems 72 Submit Documentation Feedback ESP32-P4 Series Datasheet v0.5 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |