M7010R datasheet(56/67 Pages) STMICROELECTRONICS

56 / 67 page

M7010R

56/67

ARBITRATION

Figure 41, page 56 shows an example of the arbi-

tration cycle for determining which device drives

the SRAM Bus in a single block, up to eight

M7010Rs with 136-bit configuration settings.

Four cycles from the SEARCH command, all

M7010Rs are informed of the SEARCH result

within the device and drive their LHO signals. At

the next cycle, all downstream devices know the

outcome of the SEARCH in all the upstream devic-

es.

If any of the upstream devices has a hit, all the

subsequent devices defer driving the SRAM Bus.

If a SEARCH failure occurs, the M7010R with the

LRAM Bit set (the last in the chain) drives the

SRAM Bus signals. The device with LDEV set to

'1' is the default driver

of the SSV and SSF sig-

nals. Figure 42, page 57 shows how an M7010R

arbitrates accesses to the SRAM.

Figure 41. Timing Diagram for Arbitration Within a Block

Cycle 1

Cycle 2

Cycle 3

Cycle 4

Cycle 5

Cycle 7

Cycle 6

Cycle 8

Cycle 10

Cycle 9

CLK2X

CMDV

CMD[1:0]

ALE_L, CE_L

WE_L

OE_L

SADR[21:0]

CMD[8:2]

PHS_L

AI04293

TLSZ = 00, LRAM = 0, LDEV = 0

Learn1

Learn2

Comp1

1A 1B

Comp2

M7010R Datasheet(PDF) 56 Page - STMicroelectronics

M7010R Datasheet(HTML) 56 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Download

Link URL