Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R5F5651CDDFB Datasheet(PDF) 133 Page - Renesas Technology Corp

Part # R5F5651CDDFB
Description  Renesas MCUs
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F5651CDDFB Datasheet(HTML) 133 Page - Renesas Technology Corp

Back Button R5F5651CDDFB Datasheet HTML 129Page - Renesas Technology Corp R5F5651CDDFB Datasheet HTML 130Page - Renesas Technology Corp R5F5651CDDFB Datasheet HTML 131Page - Renesas Technology Corp R5F5651CDDFB Datasheet HTML 132Page - Renesas Technology Corp R5F5651CDDFB Datasheet HTML 133Page - Renesas Technology Corp R5F5651CDDFB Datasheet HTML 134Page - Renesas Technology Corp R5F5651CDDFB Datasheet HTML 135Page - Renesas Technology Corp R5F5651CDDFB Datasheet HTML 136Page - Renesas Technology Corp R5F5651CDDFB Datasheet HTML 137Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 133 / 188 page
background image
R01DS0276EJ0240 Rev.2.40
Page 133 of 188
Oct 31, 2023
RX65N Group, RX651 Group
2. Electrical Characteristics
2.4.7.9
SCI
Note 1. tPBcyc: PCLKB cycle; tPAcyc: PCLKA cycle
Note 2. When the SEMR.ABCS and SEMR.BGDM bits are set to 1
Table 2.35
SCIg, SCIh, and SCIi Timing
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr,
Output load conditions: VOH = 0.5 × VCC, VOL = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.
Item
Symbol
Min.
Max.
Unit*1
Test
Conditions
SCIg, SCIh Input clock cycle
Asynchronous
tScyc
4
—
tPBcyc Figure 2.46
Clock
synchronous
6—
Input clock pulse width
tSCKW
0.4
0.6
tScyc
Input clock rise time
tSCKr
—5
ns
Input clock fall time
tSCKf
—5
ns
Output clock cycle
Asynchronous*2
tScyc
8—
tPBcyc
Clock
synchronous
4—
Output clock pulse width
tSCKW
0.4
0.6
tScyc
Output clock rise time
tSCKr
—5
ns
Output clock fall time
tSCKf
—5
ns
Transmit data delay time
Clock
synchronous
tTXD
—
28
ns
Figure 2.47
Receive data setup time
Clock
synchronous
tRXS
15
—
ns
Receive data hold time
Clock
synchronous
tRXH
5—
ns
SCIi
Input clock cycle
Asynchronous
tScyc
4—
tPAcyc Figure 2.46
Clock
synchronous
12
—
Input clock pulse width
tSCKW
0.4
0.6
tScyc
Input clock rise time
tSCKr
—5
ns
Input clock fall time
tSCKf
—5
ns
Output clock cycle
Asynchronous*2
tScyc
8—
tPAcyc
Clock
synchronous
8—
Output clock pulse width
tSCKW
0.4
0.6
tScyc
Output clock rise time
tSCKr
—5
ns
Output clock fall time
tSCKf
—5
ns
Transmit data delay time
Master
tTXD
—
15
ns
Figure 2.47
Slave
—
28
Receive data setup time
Clock
synchronous
tRXS
20
—
ns
Receive data hold time
Clock
synchronous
tRXH
5—



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com