R5F56517FDFM datasheet(8/188 Pages) RENESAS

8 / 188 page

RX65N Group, RX651 Group

1. Overview

R01DS0276EJ0240 Rev.2.40

Page 8 of 188

Oct 31, 2023

Communication

function

Serial communications

interfaces

(SCIg, SCIh, SCIi)

 13 channels (SCIg: 10 channels + SCIh: 1 channel + SCIi: 2 channels)

 SCIg, SCIh, SCIi

Serial communications modes: Asynchronous, clock synchronous, and smart-card

interface

Multi-processor function

On-chip baud rate generator allows selection of the desired bit rate

Choice of LSB-first or MSB-first transfer

Start-bit detection: Level or edge detection is selectable.

Simple I2C

Simple SPI

9-bit transfer mode

Bit rate modulation

Double-speed mode

 SCIg, SCIh

Average transfer rate clock can be input from TMR timers for SCI5, SCI6, and SCI12

Event linking by the ELC (only on channel 5)

 SCIh

Supports the serial communications protocol, which contains the start frame and

information frame

Supports the LIN format

 SCIi

Data can be transmitted or received in sequence by the 16-byte FIFO buffers of the

transmission and reception unit

I2C bus interface (RIICa)

 3 channels (only channel 0 can be used in fast-mode plus)

Communication formats

I2C bus format/SMBus format

Supports the multi-master

Max. transfer rate: 1 Mbps (channel 0)

 Event linking by the ELC

CAN module (CAN)

 2 channels

 Compliance with the ISO11898-1 specification (standard frame and extended frame)

 32 mailboxes per channel

Serial peripheral

interface (RSPIc)

 3 channels

 RSPI transfer facility

Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select),

and RSPCK (RSPI clock) signals enables serial transfer through SPI operation (four

lines) or clock-synchronous operation (three lines)

Capable of handling serial transfer as a master or slave

 Data formats

Switching between MSB first and LSB first

The number of bits in each transfer can be changed to any number of bits from 8 to 16,

or to 20, 24, or 32 bits.

128-bit buffers for transmission and reception

Up to four frames can be transmitted or received in a single transfer operation (with

each frame having up to 32 bits)

Transit/receive data can be swapped in byte units

 Buffered structure

Double buffers for both transmission and reception

 RSPCK can be stopped with the receive buffer full for master reception.

 Event linking by the ELC

Quad serial peripheral

interface (QSPI)

 1 channel

 Connectable with serial flash memory equipped with multiple input and output lines (i.e.

for single, dual, or quad operation)

 Programmable bit length and selectable active sense and phase of the clock signal

 Sequential execution of transfer

 LSB or MSB first is selectable

Table 1.1

Outline of Specifications (7/10)

Classification

Module/Function

Description

R5F56517FDFM Datasheet(PDF) 8 Page - Renesas Technology Corp

R5F56517FDFM Datasheet(HTML) 8 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL