Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PSD501B1 Datasheet(PDF) 14 Page - STMicroelectronics

Part # PSD501B1
Description  Low Cost Field Programmable Microcontroller Peripherals
PDF  153 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD501B1 Datasheet(HTML) 14 Page - STMicroelectronics

Back Button PSD501B1 Datasheet HTML 10Page - STMicroelectronics PSD501B1 Datasheet HTML 11Page - STMicroelectronics PSD501B1 Datasheet HTML 12Page - STMicroelectronics PSD501B1 Datasheet HTML 13Page - STMicroelectronics PSD501B1 Datasheet HTML 14Page - STMicroelectronics PSD501B1 Datasheet HTML 15Page - STMicroelectronics PSD501B1 Datasheet HTML 16Page - STMicroelectronics PSD501B1 Datasheet HTML 17Page - STMicroelectronics PSD501B1 Datasheet HTML 18Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 153 page
background image
PSD5XX Family
11
9.0
The PSD5XX
Architecture
PSD5XX consists of seven major functional blocks:
t ZPLD Blocks
t Bus Interface
t I/O Ports
t Memory Block
t Power Management Unit
t Counter/Timer
t Interrupt Controller
The functions of each block are described in the following sections. Many of the blocks
perform multiple functions, and are user configurable. The chip configurations are specified
by the user in the PSDsoft Development Software; some are specified by setting up the
appropriate bits in the configuration registers during run time.
9.1 ZPLD Block
Key Features
t 3 Embedded ZPLD devices
t Maximum 30 macrocells
t Combinatorial/registered outputs
t Maximum 140 product terms
t Programmable output polarity
t User configured register clear/preset
t User configured register clock input
t 61 Inputs
t Accessible via 24 I/O pins
t Power Saving Mode
t UV-Erasable
t Generate user defined interrupts to Interrupt Controller
and controls to Counter/ Timer
General Description
The ZPLD block has 3 embedded PLD devices:
t DPLD
The Address Decoding PLD, generating select signals to internal I/O or memory blocks.
t GPLD
The General Purpose PLD provides 24 programmable macrocells for general or
complex logic implementation; dedicated to user application.
t PPLD
The Peripheral PLD, includes 6 programmable macrocells. The PPLD provides control
to the operation of the Counter/Timer and Interrupt Controller.
Figure 4 shows the architecture of the ZPLD. The PLD devices all share the same
input bus. The true or complement of the 61 input signals are fed to the programmable
AND-ARRAY. Names and source of the input signals are shown in Table 3. The PA, PB, PE
signals, depending on user configuration, can either be macrocell feedbacks or inputs from
Port A, B or E.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com