NRF52811-QCAA-R7 datasheet(292/444 Pages) NORDIC

292 / 444 page

Peripherals

If the ENDTX event has not already been generated when the SPI master has come to a stop, the SPI

master will generate the ENDTX event explicitly even though all bytes in the TXD buffer, as specified in the

TXD.MAXCNT register, have not been transmitted.

The SPI master is a synchronous interface, and for every byte that is sent, a different byte will be received

at the same time; this is illustrated in SPI master transaction on page 292.

START

CPU

ENDTX

ORC

CSN

SCK

MOSI

m-2

m-1

MISO

ENDRX

Figure 116: SPI master transaction

6.19.2 Master mode pin configuration

The SCK, MOSI, and MISO signals associated with the SPI master are mapped to physical pins according to

the configuration specified in the PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers respectively.

The PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers and their configurations are only used as long as the

SPI master is enabled, and retained only as long as the device is in ON mode. PSEL.SCK, PSEL.MOSI and

PSEL.MISO must only be configured when the SPI master is disabled.

To secure correct behavior in the SPI, the pins used by the SPI must be configured in the GPIO peripheral

as described in GPIO configuration on page 292 prior to enabling the SPI. This configuration must be

retained in the GPIO for the selected IOs as long as the SPI is enabled.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in

unpredictable behavior.

SPI master signal

SPI master pin

Direction

Output value

SCK

As specified in PSEL.SCK

Output

Same as CONFIG.CPOL

MOSI

As specified in PSEL.MOSI

Output

MISO

As specified in PSEL.MISO

Input

Not applicable

Table 86: GPIO configuration

4454_140 v1.0

292

NRF52811-QCAA-R7 Datasheet(PDF) 292 Page - Nordic Semiconductor

NRF52811-QCAA-R7 Datasheet(HTML) 292 Page - Nordic Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL