Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

NRF52810-QCAA-R Datasheet(PDF) 439 Page - Nordic Semiconductor

Part # NRF52810-QCAA-R
Description  RF52810
PDF  483 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NORDIC [Nordic Semiconductor]
Direct Link  https://www.nordicsemi.com/
Logo NORDIC - Nordic Semiconductor

NRF52810-QCAA-R Datasheet(HTML) 439 Page - Nordic Semiconductor

Back Button NRF52810-QCAA-R Datasheet HTML 435Page - Nordic Semiconductor NRF52810-QCAA-R Datasheet HTML 436Page - Nordic Semiconductor NRF52810-QCAA-R Datasheet HTML 437Page - Nordic Semiconductor NRF52810-QCAA-R Datasheet HTML 438Page - Nordic Semiconductor NRF52810-QCAA-R Datasheet HTML 439Page - Nordic Semiconductor NRF52810-QCAA-R Datasheet HTML 440Page - Nordic Semiconductor NRF52810-QCAA-R Datasheet HTML 441Page - Nordic Semiconductor NRF52810-QCAA-R Datasheet HTML 442Page - Nordic Semiconductor NRF52810-QCAA-R Datasheet HTML 443Page - Nordic Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 439 / 483 page
background image
Peripherals
6.24.9 Electrical specification
6.24.9.1 TWIS slave timing specifications
Symbol
Description
Min.
Typ.
Max.
Units
fTWIS,SCL
Bit rates for TWIS29
100
400
kbps
tTWIS,START
Time from PREPARERX/PREPARETX task to ready to receive/
transmit
1.5
µs
tTWIS,SU_DAT
Data setup time before positive edge on SCL – all modes
300
ns
tTWIS,HD_DAT
Data hold time after negative edge on SCL – all modes
500
ns
tTWIS,HD_STA,100kbps TWI slave hold time from for START condition (SDA low to
SCL low), 100 kbps
5200
ns
tTWIS,HD_STA,400kbps TWI slave hold time from for START condition (SDA low to
SCL low), 400 kbps
1300
ns
tTWIS,SU_STO,100kbps TWI slave setup time from SCL high to STOP condition, 100
kbps
5200
ns
tTWIS,SU_STO,400kbps TWI slave setup time from SCL high to STOP condition, 400
kbps
1300
ns
tTWIS,BUF,100kbps
TWI slave bus free time between STOP and START
conditions, 100 kbps
4700
ns
tTWIS,BUF,400kbps
TWI slave bus free time between STOP and START
conditions, 400 kbps
1300
ns
Figure 120: TWIS timing diagram, 1 byte transaction
6.25 UARTE — Universal asynchronous receiver/
transmitter with EasyDMA
The Universal asynchronous receiver/transmitter with EasyDMA (UARTE) offers fast, full-duplex,
asynchronous serial communication with built-in flow control (CTS, RTS) support in hardware at a rate up
to 1 Mbps, and EasyDMA data transfer from/to RAM.
Listed here are the main features for UARTE:
• Full-duplex operation
• Automatic hardware flow control
• Optional even parity bit checking and generation
• EasyDMA
• Up to 1 Mbps baudrate
• Return to IDLE between transactions supported (when using HW flow control)
• One or two stop bit
29 High bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO chapter for
more details.
4430_161 v1.0
439



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com