NXP Semiconductors

UM11144

FRDM-HB2002ESEVM evaluation board

UM11144

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2018. All rights reserved.

User guide

Rev. 1.0 — 13 September 2018

22 / 27

6.3.2 Parallel control

Figure 14. Parallel control description

Direction

• Forward: Current flowing through OUT1 to OUT2

• Reverse: Current flowing through OUT2 to OUT1

Recirculation

• High-side: Freewheel-High (both high-side FETs turned on) during PWMing

• Low-side: Freewheel-Low (both low-side FETs turned on) during PWMing (only

available for Half-bridge mode)

Enable (ENBL pin)

• Yes: ENBL is logic HIGH, the H-bridge is operational

• No: ENBL is logic LOW, the H-bridge outputs are 3-stated and placed in Sleep

mode

Disable (DIS pin)

• Yes: DIS is logic HIGH, both OUT1 and OUT2 are 3-stated

• No: DIS is logic LOW, both OUT1 and OUT2 are enabled

PWM Freq (Hz)

Enter PWM frequency up to 20000 Hz

Duty Cycle (%)

Select PWM duty cycle from 10 % to 90 %

Start

After selection of parallel control configuration, press Start to activate the outputs

Stop

Press Stop to deactivate the outputs

Current Feedback (mA) Shows current through the high-side FETs using the current recopy feature

exercised over the on-board sense network, then interpreted by the KL25Z

microcontrollers ADC

Status Fault

• Reports system fault status in real time, per mask register (all masked AND

detected faults are OR-ed together)

• Status fault also goes low in response to DIS high or open