EMC646SP16JS-85LL datasheet(53/65 Pages) EMLSI

53 / 65 page

EMC646SP16J

4Mx16 CellularRAM

Preliminary

Figure 42. Burst READ Interrupted by Burst READ or WRITE

Note:

1. Non-default BCR settings for burst READ interrupted by burst READ or WRITE: Fixed or variable latency code two (three clocks); WAIT active

LOW; WAIT asserted during delay. All bursts shown for variable latency; no refresh collision.

2. Burst interrupt shown on first allowable clock (i.e., after the first data received by the controller).

3. CE# can stay LOW between burst operations, but CE# must not remain LOW longer than tCEM.

CLK

ADV#

CE#

WE#

LB#/UB#

DQ[15:0] OUT

Don’t Care

Undefined

A[21:0]

OE#

VIH

VIL

WAIT

VOH

VOL

VIH

VIL

VIH

VIL

VIH

VIL

VIH

VIL

VIH

VIL

VIH

VIL

VOH

VOL

Valid

Address

tCLK

Valid

Output

tSP tHD

Valid

Address

tSP tHD

tCSP

tSP tHD

Valid

Output

Valid

Output

Valid

Output

tSP tHD

tHD

tACLK

tKOH

tCEM (Note 3)

READ Burst interrupted with new READ or WRITE. See Note 2.

tSP tHD

tKHTL

tCEW

Valid

Output

tACLK

tBOE

tOHZ

tBOE

2nd Cycle READ

VIH

VIL

VIH

VIL

VIH

VIL

LB#/UB#

DQ[15:0] IN

OE#

High-Z

tOHZ

High-Z

2nd Cycle Write

EMC646SP16JS-85LL Datasheet(PDF) 53 Page - Emerging Memory & Logic Solutions Inc

EMC646SP16JS-85LL Datasheet(HTML) 53 Page - Emerging Memory & Logic Solutions Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

Datasheet Download

Link URL